JP3808314B2 - 長レイテンシ命令に対する命令属性およびステータス情報を示す処理システムおよび方法 - Google Patents

長レイテンシ命令に対する命令属性およびステータス情報を示す処理システムおよび方法 Download PDF

Info

Publication number
JP3808314B2
JP3808314B2 JP2001020550A JP2001020550A JP3808314B2 JP 3808314 B2 JP3808314 B2 JP 3808314B2 JP 2001020550 A JP2001020550 A JP 2001020550A JP 2001020550 A JP2001020550 A JP 2001020550A JP 3808314 B2 JP3808314 B2 JP 3808314B2
Authority
JP
Japan
Prior art keywords
instruction
register
data
instructions
scoreboard
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2001020550A
Other languages
English (en)
Japanese (ja)
Other versions
JP2001216160A (ja
JP2001216160A5 (enExample
Inventor
ロニー・リー・アーノルド
ドナルド・チャールズ・ソルティス・ジュニア
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
HP Inc
Original Assignee
Hewlett Packard Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hewlett Packard Co filed Critical Hewlett Packard Co
Publication of JP2001216160A publication Critical patent/JP2001216160A/ja
Publication of JP2001216160A5 publication Critical patent/JP2001216160A5/ja
Application granted granted Critical
Publication of JP3808314B2 publication Critical patent/JP3808314B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3838—Dependency mechanisms, e.g. register scoreboarding
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3854—Instruction completion, e.g. retiring, committing or graduating
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3854—Instruction completion, e.g. retiring, committing or graduating
    • G06F9/3858—Result writeback, i.e. updating the architectural state or memory

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
JP2001020550A 2000-01-28 2001-01-29 長レイテンシ命令に対する命令属性およびステータス情報を示す処理システムおよび方法 Expired - Fee Related JP3808314B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/493,986 US6715060B1 (en) 2000-01-28 2000-01-28 Utilizing a scoreboard with multi-bit registers to indicate a progression status of an instruction that retrieves data
US09/493986 2000-01-28

Publications (3)

Publication Number Publication Date
JP2001216160A JP2001216160A (ja) 2001-08-10
JP2001216160A5 JP2001216160A5 (enExample) 2005-07-07
JP3808314B2 true JP3808314B2 (ja) 2006-08-09

Family

ID=23962536

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001020550A Expired - Fee Related JP3808314B2 (ja) 2000-01-28 2001-01-29 長レイテンシ命令に対する命令属性およびステータス情報を示す処理システムおよび方法

Country Status (2)

Country Link
US (2) US6715060B1 (enExample)
JP (1) JP3808314B2 (enExample)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6715060B1 (en) * 2000-01-28 2004-03-30 Hewlett-Packard Development Company, L.P. Utilizing a scoreboard with multi-bit registers to indicate a progression status of an instruction that retrieves data
US7055021B2 (en) * 2002-02-05 2006-05-30 Sun Microsystems, Inc. Out-of-order processor that reduces mis-speculation using a replay scoreboard
US6996665B2 (en) * 2002-12-30 2006-02-07 International Business Machines Corporation Hazard queue for transaction pipeline
US7711928B2 (en) * 2004-03-31 2010-05-04 Oracle America, Inc. Method and structure for explicit software control using scoreboard status information
JP4243271B2 (ja) * 2005-09-30 2009-03-25 富士通マイクロエレクトロニクス株式会社 データ処理装置およびデータ処理方法
US7610470B2 (en) * 2007-02-06 2009-10-27 Sun Microsystems, Inc. Preventing register data flow hazards in an SST processor
GB2447907B (en) * 2007-03-26 2009-02-18 Imagination Tech Ltd Processing long-latency instructions in a pipelined processor
US20100077145A1 (en) * 2008-09-25 2010-03-25 Winkel Sebastian C Method and system for parallel execution of memory instructions in an in-order processor
US8850129B2 (en) * 2010-06-24 2014-09-30 International Business Machines Corporation Memory ordered store system in a multiprocessor computer system
US9529596B2 (en) * 2011-07-01 2016-12-27 Intel Corporation Method and apparatus for scheduling instructions in a multi-strand out of order processor with instruction synchronization bits and scoreboard bits
US9086873B2 (en) 2013-03-15 2015-07-21 Intel Corporation Methods and apparatus to compile instructions for a vector of instruction pointers processor architecture
GB2563582B (en) * 2017-06-16 2020-01-01 Imagination Tech Ltd Methods and systems for inter-pipeline data hazard avoidance
US11455171B2 (en) * 2019-05-29 2022-09-27 Gray Research LLC Multiported parity scoreboard circuit

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4903196A (en) * 1986-05-02 1990-02-20 International Business Machines Corporation Method and apparatus for guaranteeing the logical integrity of data in the general purpose registers of a complex multi-execution unit uniprocessor
US5219781A (en) * 1988-12-08 1993-06-15 Mitsubishi Denki Kabushiki Kaisha Method for manufacturing semiconductor memory device having a stacked type capacitor
US5179702A (en) * 1989-12-29 1993-01-12 Supercomputer Systems Limited Partnership System and method for controlling a highly parallel multiprocessor using an anarchy based scheduler for parallel execution thread scheduling
JP3146077B2 (ja) 1991-11-15 2001-03-12 松下電器産業株式会社 プロセッサ
JPH05298097A (ja) 1992-04-20 1993-11-12 Mitsubishi Electric Corp 情報処理装置
US6101596A (en) 1995-03-06 2000-08-08 Hitachi, Ltd. Information processor for performing processing without register conflicts
US5838943A (en) * 1996-03-26 1998-11-17 Advanced Micro Devices, Inc. Apparatus for speculatively storing and restoring data to a cache memory
US5860017A (en) 1996-06-28 1999-01-12 Intel Corporation Processor and method for speculatively executing instructions from multiple instruction streams indicated by a branch instruction
US5859999A (en) 1996-10-03 1999-01-12 Idea Corporation System for restoring predicate registers via a mask having at least a single bit corresponding to a plurality of registers
US6219781B1 (en) * 1998-12-30 2001-04-17 Intel Corporation Method and apparatus for performing register hazard detection
US6715060B1 (en) * 2000-01-28 2004-03-30 Hewlett-Packard Development Company, L.P. Utilizing a scoreboard with multi-bit registers to indicate a progression status of an instruction that retrieves data

Also Published As

Publication number Publication date
US20040073777A1 (en) 2004-04-15
JP2001216160A (ja) 2001-08-10
US7243215B2 (en) 2007-07-10
US6715060B1 (en) 2004-03-30

Similar Documents

Publication Publication Date Title
US6493820B2 (en) Processor having multiple program counters and trace buffers outside an execution pipeline
US6772324B2 (en) Processor having multiple program counters and trace buffers outside an execution pipeline
US6240509B1 (en) Out-of-pipeline trace buffer for holding instructions that may be re-executed following misspeculation
US6463522B1 (en) Memory system for ordering load and store instructions in a processor that performs multithread execution
US7721076B2 (en) Tracking an oldest processor event using information stored in a register and queue entry
JP2937485B2 (ja) スーパースカラプロセッサにおけるトラップを検出して実行する方法及び装置
JP3659877B2 (ja) ライトアフターライトデータハザードにより生じるエラーを効率的に防止するためのスーパースケーラ処理システム及び方法
US7254697B2 (en) Method and apparatus for dynamic modification of microprocessor instruction group at dispatch
JP3808314B2 (ja) 長レイテンシ命令に対する命令属性およびステータス情報を示す処理システムおよび方法
US9378022B2 (en) Performing predecode-time optimized instructions in conjunction with predecode time optimized instruction sequence caching
JP3756409B2 (ja) データハザード検出システム
JP3756410B2 (ja) 述語データを提供するシステム
JP3704046B2 (ja) データハザードを検出するために用いられるデータを融合するためのシステム及び方法
US20080244224A1 (en) Scheduling a direct dependent instruction
JPH06236275A (ja) スーパースカラ・プロセッサ・システムにおける非逐次命令ディスパッチおよび実行のための方法およびシステム
JP2001117772A (ja) コンピュータ・プログラムのハザードを検出するシステム
MXPA98003108A (en) Storage instruction sending technique with probability of shipping aument
HK1031005B (en) Processor having multiple program counters and trace buffers outside an execution pipeline
HK1029194B (en) Out-of-pipeline trace buffer for instruction replay following misspeculation

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20041108

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20041108

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20060210

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20060214

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20060414

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20060516

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20060517

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees