JP3643705B2 - Semiconductor device and manufacturing method thereof - Google Patents
Semiconductor device and manufacturing method thereof Download PDFInfo
- Publication number
- JP3643705B2 JP3643705B2 JP21819798A JP21819798A JP3643705B2 JP 3643705 B2 JP3643705 B2 JP 3643705B2 JP 21819798 A JP21819798 A JP 21819798A JP 21819798 A JP21819798 A JP 21819798A JP 3643705 B2 JP3643705 B2 JP 3643705B2
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor chip
- semiconductor
- main surface
- electrode pad
- adhesive
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/27—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/2612—Auxiliary members for layer connectors, e.g. spacers
- H01L2224/26122—Auxiliary members for layer connectors, e.g. spacers being formed on the semiconductor or solid-state body to be connected
- H01L2224/26145—Flow barriers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/27011—Involving a permanent auxiliary member, i.e. a member which is left at least partly in the finished device, e.g. coating, dummy feature
- H01L2224/27013—Involving a permanent auxiliary member, i.e. a member which is left at least partly in the finished device, e.g. coating, dummy feature for holding or confining the layer connector, e.g. solder flow barrier
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/78—Apparatus for connecting with wire connectors
- H01L2224/7825—Means for applying energy, e.g. heating means
- H01L2224/783—Means for applying energy, e.g. heating means by means of pressure
- H01L2224/78301—Capillary
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/83009—Pre-treatment of the layer connector or the bonding area
- H01L2224/83051—Forming additional members, e.g. dam structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8512—Aligning
- H01L2224/85148—Aligning involving movement of a part of the bonding apparatus
- H01L2224/85169—Aligning involving movement of a part of the bonding apparatus being the upper part of the bonding apparatus, i.e. bonding head, e.g. capillary or wedge
- H01L2224/8518—Translational movements
- H01L2224/85181—Translational movements connecting first on the semiconductor or solid-state body, i.e. on-chip, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/0665—Epoxy resin
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/1015—Shape
- H01L2924/10155—Shape being other than a cuboid
- H01L2924/10158—Shape being other than a cuboid at the passive surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30105—Capacitance
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Wire Bonding (AREA)
Description
【0001】
【発明の属する技術分野】
本発明は、複数の半導体チップを重ね合わせてモールドしつつ、近似した大きさを持つ半導体チップの組み合わせでも小型化できる半導体装置に関する。
【0002】
【従来の技術】
半導体装置の封止技術として最も普及しているのが、図6(A)に示したような、半導体チップ1の周囲を熱硬化性のエポキシ樹脂2で封止するトランスファーモールド技術である。半導体チップ1の支持素材としてリードフレームを用いており、リードフレームのアイランド3に半導体チップ1をダイボンドし、半導体チップ1のボンディングパッドとリード4をワイヤ5でワイヤボンドし、所望の外形形状を具備する金型内にリードフレームをセットし、金型内にエポキシ樹脂を注入、これを硬化させることにより製造される。
【0003】
一方、各種電子機器に対する小型、軽量化の波はとどまるところを知らず、これらに組み込まれる半導体装置にも、一層の大容量、高機能、高集積化が望まれることになる。
【0004】
そこで、以前から発想としては存在していた(例えば、特開昭55ー1111517号)、1つのパッケージ内に複数の半導体チップを封止する技術が注目され、実現化する動きが出てきた。つまり図6(B)に示すように、アイランド3上に第1の半導体チップ1aを固着し、第1の半導体チップ1aの上に第2の半導体チップ1bを固着し、対応するボンディングパッドとリード端子4とをボンディングワイヤ5a、5bで接続し、樹脂2で封止したものである。
【0005】
【発明が解決しようとする課題】
図6(B)の構成は、第1の半導体チップ1aとのワイヤボンディングを確保するため、第2の半導体チップ1bを固着したときに第1の半導体チップ1aの電極パッド部分が露出していること、即ちチップサイズに差のあることが絶対的な条件となる。そのため、例えば同一機種のチップを2個組み込む、或いは別機種のチップであってもそのチップサイズが近似する場合には採用できない欠点があった。2つの半導体チップを十文字に重ね合わせることも考えられるが、これとてチップサイズの縦×横の寸法に差があることが条件となり、依然として制約が残るものである。
【0006】
これを解決するために、例えば図6(C)に示すように、アイランド3の両面に各半導体チップ1a、1bの裏面が対向するようにこれらを固着する手法がある。しかしながら、ボンディングワイヤのループ高さの分が2倍必要になるので、半導体装置全体の厚み(図6(C)の図示X)が増して、薄形化できない欠点がある。
【0007】
【課題を解決するための手段】
本発明は上述した従来の課題に鑑み成されたもので、第1と第2の半導体チップと、前記第1と第2の半導体チップの各表面に形成した電極パッドと、外部接続用の電極手段と、前記第1と第2の半導体チップの電極パッドと前記電極手段とを各々接続するボンディングワイヤとを具備し、前記第1と第2の半導体チップを重畳して1つのパッケージに封止した半導体装置において、
前記第1の半導体チップの電極パッドの上部が前記第2の半導体チップで覆われるように両者を重畳し、
前記第1の半導体チップの電極パッドの上に位置する第2の半導体チップの裏面を局所的に薄くして凹部を形成し、
前記第1の半導体チップの電極パッドに接続するボンディングワイヤが、前記凹部を通過して前記第1の半導体チップの電極パッドにボンディングされ、
前記第1と第2の半導体チップが絶縁性の接着剤で固着されており、且つ前記接着剤が前記凹部にも達して、前記第2の半導体チップの裏面に接していることを特徴とするものである。
【0008】
【発明の実施の形態】
以下に本発明の一実施の形態を詳細に説明する。
【0009】
先ず、図1は本発明の半導体装置の主要部を示す断面図、図2(A)は全体を示す断面図、同じく図2(B)は全体を示す平面図である。
【0010】
これらの図において、10、11は各々第1と第2の半導体チップを示している。第1と第2の半導体チップ10、11のシリコン表面には、前工程において各種の拡散熱処理などによって多数の能動、受動回路素子が形成されている。第1と第2の半導体チップ10、11のチップ周辺部分には外部接続用の第1と第2の電極パッド12a、12bがアルミ電極によって形成されている。各電極パッド12a、12bの上にはパッシベーション皮膜が形成され、電極パッド12a、12bの上部が電気接続のために開口されている。パッシベーション被膜はシリコン窒化膜、シリコン酸化膜、ポリイミド系絶縁膜などである。図2(B)の例では、各電極パッド12a、12bは半導体チップ10、11の対向する2辺に沿って集約して配置されている。
【0011】
第1の半導体チップ10がリードフレームのアイランド13上に接着剤14によりダイボンドされる。第2の半導体チップ11が第1の半導体チップ10の前記パッシベーション皮膜上に接着剤15により固着されている。接着剤14は導電性または絶縁性、接着剤15は絶縁性のエポキシ系接着剤である。
【0012】
第1の電極パッド12aには、金線からなる第1のボンディングワイヤ16aの一端が接続されており、第1のボンディングワイヤ16aの他端は外部導出用のリード端子17にワイヤボンドされている。また、第2の電極パッド12bの表面には、第2のボンディングワイヤ16bの一端がワイヤボンドされており、第2のボンディングワイヤ16bの他端は外部導出用のリード端子17にワイヤボンドされている。
【0013】
第1と第2の半導体チップ10、11、リード端子17の一部、および第1と第2のボンディングワイヤ16a、16bを含む主要部は、周囲をエポキシ系の熱硬化樹脂18でモールドされて半導体装置のパッケージを形成する。リード端子17はパッケージの側壁から外部に導出されて外部接続端子となる。導出されたリード端子17はZ字型に曲げ加工されている。アイランド13の裏面側は樹脂18の表面に露出しており、樹脂18表面と同一平面を形成している。
【0014】
第1と第2の半導体チップ10、11の組み合わせは任意である。例えば、第1と第2の半導体チップ10、11としてEEPROM(フラッシュメモリ)等の半導体記憶装置を用いた場合(第1の組み合わせ例)は、1つのパッケージで記憶容量を2倍、3倍・・・にすることができる。また、第1の半導体チップ10にEEPROM(フラッシュメモリ)等の半導体記憶装置を、第2の半導体チップ11にはSRAM等の半導体記憶装置を形成するような場合(第2の組み合わせ例)ことも考えられる。どちらの組み合わせの場合でも、各チップにはデータの入出力を行うI/O端子と、データのアドレスを指定するアドレス端子、及びデータの入出力を許可するチップイネーブル端子とを具備しており、両チップのピン配列が酷似している。そのため、第1と第2の半導体チップ10、11のI/O端子やアドレス端子用のリード端子17を共用することが可能であり、各チップに排他的なチップイネーブル信号を印加することにより、どちらか一方の半導体チップのメモリセルを排他的に選択することが可能である。
【0015】
上記第1の組み合わせ例の場合には当然の事ながら、第1の半導体チップ10と第2の半導体チップ11が大略同じ大きさと形状を有し、電極パッド12a、12bの配列も同じである。そのため、両者を重ねると、第1の半導体チップ10の電極パッド12aが第2の半導体チップ11の陰に隠れる。具体的に、図2(B)の例では第2の電極パッド12bの直下に第1の電極パッド12aが位置する。又第2の組み合わせ例の場合でも、チップサイズと形状が近似し且つピン配列が酷似する場合があり得る。
【0016】
而して、第2の半導体チップ12bの対向する2辺に沿って、第1の電極パッド12aの上方に凹部19を形成し、第2の半導体チップ11をひさし状に突出させている。凹部19は第1の半導体チップ10の端部から第1の電極12aを露出するだけの幅(図1:W)を持ち、更には第1のボンディングワイヤ16aのワイヤ高さ(図1:t1)を収納するだけの高さを持つ。本実施の形態では、第2の半導体チップ11の裏面をダイシングブレードによって厚みの約半分程度(図1:t2)を研削することにより、前記収納する高さを実現している。尚、前記収納する高さは第1の半導体チップ10の表面からの高さであるから、接着剤15の膜厚も考慮してダイシングする深さ(t2)を決定する。
【0017】
凹部19は第1の電極パッド12aの上方に空間を形成し、この空間内で第1のボンディングワイヤ16aが第1の電極パッド12aにボールボンディングされている。ボール部20から連続する第1のボンディングワイヤ16aは凹部19を通過し、リード端子17にセカンドボンドされる。第1の半導体チップ10の表面の高さに対してリード端子17の表面が高いような場合には、第1のボンディングワイヤ16aは第1の電極12aから凹部19を通過して横方向に導出され、第2の半導体チップ11の端より外側で上昇し、リード端子17先端部に到達する様な軌跡を描く。
【0018】
接着剤15は第1と第2の半導体チップ10、11の間で両者を固着すると共に、凹部19にも流出し、第1のボンディングワイヤ12aのボール部20周辺を包み込んで凹部19を充満するように固化している。固化した接着剤15は、凹部19で局所的に薄くされた第2の半導体チップ11の裏面にも接触し、望ましくは第2の電極パッド12bの下部全体で接触しているのがよい。この状態で接着剤15が固化することにより、第2の電極パッド12bの下に空間を作らずに済むことになる。そのため、第2の電極パッド12bに第2のボンディングワイヤ16bを接着するときに、固化した接着剤15が第2の半導体チップ11を支える役割を果たす。
【0019】
この様に、凹部19を設けることによって、第1の半導体チップ10へのワイヤボンディングを可能にし、且つ第1のボンディングワイヤ16aが第2の半導体チップ11の裏面と接触することを回避している。更に、第1のボンディングワイヤ16aを凹部19を通過させることによって、半導体装置全体の高さ(図1:t3)を薄くすることができる。
【0020】
加えて、接着剤15が凹部19まで拡張して固化させることで、第2の電極パッド12bに対するボンダビリティを向上することができるものである。
【0021】
本実施の形態では、アイランド13の板厚が150〜200μであり、第1と第2の半導体チップ10、11の厚みがバックグラインド工程により250〜300μとなっている、接着剤14、15の厚みとして20〜30μ必要であり、更にはボンディングワイヤの上部に樹脂の残り厚みとして150〜200μは必要である。本願出願人は、これらの厚みを収納しつつ、パッケージの高さt3を1.0mm以下にまで薄形化した半導体装置を実現した。
【0022】
以下に本発明の製品の、製造方法を説明する。
【0023】
第1工程:図3参照
第1と第2の半導体チップ10、11を準備する。これらは前工程によって各種回路素子を形成した半導体ウェハから個々をダイシングして分離する事により得られる。そのうち凹部19を形成する第2の半導体チップ11は、ダイシング時において以下の特別な処理を行うことで得ることができる。
【0024】
先ず、第1主面30と第2主面31有する半導体ウェハ32を準備し、第1主面30に回路素子を形成する。そして、図3(A)に示したように、第2主面31側からダイシングラインを認識し、幅広(約1.0mm)の第1のダイシングブレード33によって、全体のウェハ厚み280μに対して130μの深さの溝34を形成する。ダイシングブレード33の中心線はダイシングラインの中心線に一致する。次いで、図3(B)に示したように、ダイシングラインに沿って幅狭(約40μm)の第2のダイシングブレード35によってウェハ32を完全に切断する。尚、ハーフダイシングによる溝34は、凹部19を設ける箇所だけでも良いし、半導体チップ10、11の4辺全てに凹部19を形成するように設けても良い。また、第2のダイシングブレード35は第1主面30側から切削する形態でも良いし、第2主面31側から切削する形態でも良い。
【0025】
第2工程:図4(A)参照
半導体チップを固着するためのアイランド13と外部接続用のリード端子17を有するリードフレームを準備し、接着剤14によってアイランド13の上に第1の半導体チップ10を固着する。接着剤14はAgペーストのような導電性あるいはエポキシ系の絶縁性の接着剤である。そして、第1の半導体チップ10の第1の電極12aとリード端子17とを第1のボンディングワイヤ16aで接続する。第1のボンディングワイヤ16aのワイヤループはできるだけ低く形成するものとする。
【0026】
第3工程:図4(B)参照
第1の半導体チップ10の上に、絶縁性の接着剤15を塗布する。接着剤15はエポキシ系の粘性を持つ液状の接着剤であり、ディスペンサー50からあらかじめ定められた量を供給し、200℃。数十分のベーキング処理を行う。
第4工程:図4(C)参照
角錐コレットによって第2の半導体チップ11を搬送し、第1の半導体チップ10の上に設置する。この時前記角錐コレットによって第2の半導体チップ11を数十g/cm2の圧力で下方に押し下げ、第1と第2の半導体チップ10、11の間に接着剤15を均等な厚みで広げると共に、接着剤15が凹部19にまで拡大し、その空間を満たすようにする。この時、拡大した接着剤15は凹部19においても第2の半導体チップ11の裏面51に接触し、望ましくは第2の電極パッド12bの直下全体で接触しているように形成する。この制御は接着剤15を塗布したときの量、粘度、ベーキング温度等による。そして、接着剤15に含まれる有機溶剤を蒸発させ固化させるためのベーキング処理を200℃、数十分行う。
【0027】
第5工程:図4(D)参照
第2の電極パッド12bとリード端子17とをボールボンディングによりワイヤボンドする。ワイヤの先端にボール52を形成した第2のボンディングワイヤ16bをキャピラリ53で押し下げ、第2の電極パッド12bの表面に所定の圧力と超音波振動を与えることによりボール52を固着し(1stボンディング)、続いてキャピラリ53の動作によってリード端子17に第2のボンディングワイヤ16bを固着する(2ndボンディング)。前記1stボンディングの時に、凹部19まで拡張させて固化した接着剤15が、キャピラリ53の押し下げる圧力に対する土台となる。これにより、ワイヤボンディング時において第2の半導体チップ11の凹部19に割れ、欠けが生じることを防止し、ボンダビリティを改善する。
【0028】
しかる後、全体を樹脂モールドし、リードフレームから個々の半導体装置を分離して製品が完成する。
【0029】
図5に第2の実施の形態を示した。リードフレームに代えてテープキャリアと半田ボールを用いた例である。第1の半導体チップ10がポリイミド系のベースフィルム40の上に接着固定され、第1の半導体チップ10の上に第2の半導体チップ11が固着される。ベースフィルム40の表面にはリード端子17に相当する導電パターン41が形成されており、第1と第2の電極パッド12a、12bと導電パターン41とが各々第1と第2のボンディングワイヤ16a、16bで接続されている。ベースフィルム40には貫通穴が形成され、該貫通穴を介して、ベースフィルム40の裏面に形成した半田ボール42と接続されている、そして、周囲を熱硬化性の樹脂でモールドされている。
【0030】
尚、上記実施例は半導体チップが2個の場合を記載したが、3個、4個を積層する場合でも同様に実施できることは言うまでもない。
【0031】
【発明の効果】
以上に説明した通り、本発明によれば、第2の半導体チップ11の裏面を研削して凹部19を設け、凹部19が形成する空間を利用して第1の電極12aに第1のボンディングワイヤ12aをボンディングするので、半導体チップ10、11の大きさと形状が近似した場合でも複数の半導体チップを積層してワイヤボンディングが可能になる利点を有する。これにより、例えば1つのパッケージに2倍の記憶容量を持たせることが可能になる。
【0032】
更に、凹部19を利用することによって第1のボンディングワイヤ16aのループ高さを吸収できるので、パッケージの厚みを薄形化できる利点を有する。
【0033】
更に、接着剤15を凹部19にまで拡張し、固化させたことにより、第2の電極パッド12bの下が中空にならない構造にできる。このことにより、ワイヤボンディング時におけるボンダビリティの悪化を防止できる利点を有する。
【0034】
更に、半導体チップ10、11としてどのようなサイズ、形状のものでも組み合わせが可能になり、製品展開の自由度が増す利点をも有する。
【図面の簡単な説明】
【図1】本発明を説明するための断面図である。
【図2】本発明を説明するための(A)断面図、(B)平面図である。
【図3】凹部19の製造方法を示す断面図である。
【図4】本発明の製造方法を説明する断面図である。
【図5】本発明の、第2の実施の形態を示す断面図である。
【図6】従来例を説明するための断面図である。[0001]
BACKGROUND OF THE INVENTION
The present invention relates to a semiconductor device that can be miniaturized even by a combination of semiconductor chips having approximate sizes while superposing and molding a plurality of semiconductor chips.
[0002]
[Prior art]
The most widespread as a sealing technique for a semiconductor device is a transfer mold technique for sealing the periphery of the semiconductor chip 1 with a
[0003]
On the other hand, the wave of miniaturization and weight reduction for various electronic devices is not limited, and further higher capacity, higher functionality, and higher integration are desired for semiconductor devices incorporated therein.
[0004]
Therefore, a technique that has existed as an idea for a long time (for example, Japanese Patent Application Laid-Open No. 55-1111517) has been attracting attention and a movement to realize it has attracted attention. That is, as shown in FIG. 6B, the
[0005]
[Problems to be solved by the invention]
In the configuration of FIG. 6B, in order to secure wire bonding with the
[0006]
In order to solve this problem, for example, as shown in FIG. 6C, there is a method of fixing these so that the back surfaces of the
[0007]
[Means for Solving the Problems]
The present invention has been made in view of the above-described conventional problems, and includes first and second semiconductor chips, electrode pads formed on the surfaces of the first and second semiconductor chips, and electrodes for external connection. And a bonding wire for connecting the electrode pads of the first and second semiconductor chips and the electrode means, respectively, and the first and second semiconductor chips are overlapped and sealed in one package In the semiconductor device
Both are superimposed so that the upper part of the electrode pad of the first semiconductor chip is covered with the second semiconductor chip,
Forming a recess by locally thinning the back surface of the second semiconductor chip located on the electrode pad of the first semiconductor chip;
A bonding wire connected to the electrode pad of the first semiconductor chip is bonded to the electrode pad of the first semiconductor chip through the recess;
The first and second semiconductor chips are fixed with an insulating adhesive, and the adhesive also reaches the recess and is in contact with the back surface of the second semiconductor chip. Is.
[0008]
DETAILED DESCRIPTION OF THE INVENTION
Hereinafter, an embodiment of the present invention will be described in detail.
[0009]
First, FIG. 1 is a sectional view showing the main part of the semiconductor device of the present invention, FIG. 2A is a sectional view showing the whole, and FIG. 2B is a plan view showing the whole.
[0010]
In these drawings,
[0011]
The
[0012]
One end of a
[0013]
The main parts including the first and
[0014]
The combination of the first and
[0015]
In the case of the first combination example, as a matter of course, the
[0016]
Thus, the
[0017]
The
[0018]
The adhesive 15 fixes both the first and
[0019]
In this manner, by providing the
[0020]
In addition, the bondability with respect to the
[0021]
In the present embodiment, the thickness of the
[0022]
The production method of the product of the present invention will be described below.
[0023]
First step: See FIG. 3 First and
[0024]
First, a
[0025]
Second Step: See FIG. 4A. A lead frame having an
[0026]
Third step: See FIG. 4B. An insulating
4th process: The
[0027]
Fifth step: See FIG. 4D. The
[0028]
Thereafter, the whole is resin-molded, and individual semiconductor devices are separated from the lead frame to complete the product.
[0029]
FIG. 5 shows a second embodiment. In this example, a tape carrier and solder balls are used instead of the lead frame. The
[0030]
In the above embodiment, the case where there are two semiconductor chips is described, but it goes without saying that the present invention can be similarly implemented even when three or four semiconductor chips are stacked.
[0031]
【The invention's effect】
As described above, according to the present invention, the back surface of the
[0032]
Furthermore, since the loop height of the
[0033]
Further, the adhesive 15 is expanded to the
[0034]
Further, any size and shape of the semiconductor chips 10 and 11 can be combined, and there is an advantage that the degree of freedom of product development is increased.
[Brief description of the drawings]
FIG. 1 is a cross-sectional view for explaining the present invention.
2A is a sectional view and FIG. 2B is a plan view for explaining the present invention.
FIG. 3 is a cross-sectional view showing a method for manufacturing the
FIG. 4 is a cross-sectional view illustrating the manufacturing method of the present invention.
FIG. 5 is a cross-sectional view showing a second embodiment of the present invention.
FIG. 6 is a cross-sectional view for explaining a conventional example.
Claims (4)
少なくとも前記第1の半導体チップの電極パッド上方に位置する前記第2の半導体チップの第2主面には、その周囲に凹部が形成され、 A recess is formed around the second main surface of the second semiconductor chip located at least above the electrode pad of the first semiconductor chip,
前記第1の半導体チップの電極パッドと前記電極手段とを接続するボンディングワイヤの接続部は、前記第1の半導体チップと前記凹部とで形成される空間内に配置され、 A connecting portion of a bonding wire that connects the electrode pad of the first semiconductor chip and the electrode means is disposed in a space formed by the first semiconductor chip and the recess,
前記接着剤は、前記接続部を覆い、且つ前記凹部に位置する前記第2の半導体チップの第2主面に接触するように、前記空間を充填していることを特徴とする半導体装置。 The semiconductor device is characterized in that the adhesive fills the space so as to cover the connection portion and to contact a second main surface of the second semiconductor chip located in the recess.
第1主面に電極パッドが形成され、該電極パッドの下方に位置する第2主面の周囲に凹部が形成された第2の半導体チップを準備し、前記第2の半導体チップの電極パッド下方まで前記接着剤が充填するように、前記第2の半導体チップにより前記接着剤を押し広げながら、前記第1の半導体チップ上に第2の半導体チップを固着する工程と、 A second semiconductor chip is prepared in which an electrode pad is formed on the first main surface, and a recess is formed around the second main surface located below the electrode pad, and below the electrode pad of the second semiconductor chip Fixing the second semiconductor chip on the first semiconductor chip while spreading the adhesive by the second semiconductor chip so that the adhesive is filled up to,
前記第2の半導体チップの電極パッド下方を固化した前記接着剤により支持した状態で、前記第2の半導体チップの電極パッドと外部接続用の電極手段とをボンディングワイヤで接続した後、前記第1及び第2の半導体チップを樹脂モールドし、パッケージに封止する工程と、を具備することを特徴とする半導体装置の製造方法。 After the electrode pad of the second semiconductor chip and the electrode means for external connection are connected by a bonding wire in a state where the lower part of the electrode pad of the second semiconductor chip is supported by the solidified adhesive, the first semiconductor chip And a step of resin-molding the second semiconductor chip and sealing it in a package.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP21819798A JP3643705B2 (en) | 1998-07-31 | 1998-07-31 | Semiconductor device and manufacturing method thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP21819798A JP3643705B2 (en) | 1998-07-31 | 1998-07-31 | Semiconductor device and manufacturing method thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2000058742A JP2000058742A (en) | 2000-02-25 |
JP3643705B2 true JP3643705B2 (en) | 2005-04-27 |
Family
ID=16716147
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP21819798A Expired - Fee Related JP3643705B2 (en) | 1998-07-31 | 1998-07-31 | Semiconductor device and manufacturing method thereof |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP3643705B2 (en) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100407472B1 (en) * | 2001-06-29 | 2003-11-28 | 삼성전자주식회사 | Chip-Stacked Package Device Having Upper Chip Provided With Corner Trenchs And Method For Manufacturing the Same |
US7332819B2 (en) | 2002-01-09 | 2008-02-19 | Micron Technology, Inc. | Stacked die in die BGA package |
JP3507059B2 (en) | 2002-06-27 | 2004-03-15 | 沖電気工業株式会社 | Stacked multi-chip package |
KR20030075860A (en) * | 2002-03-21 | 2003-09-26 | 삼성전자주식회사 | Structure for stacking semiconductor chip and stacking method |
KR100472286B1 (en) | 2002-09-13 | 2005-03-10 | 삼성전자주식회사 | Semiconductor chip package that adhesive tape is attached on the bonding wire |
JP4203031B2 (en) * | 2004-03-18 | 2008-12-24 | 株式会社東芝 | Manufacturing method of multilayer electronic component |
KR100627006B1 (en) | 2004-04-01 | 2006-09-25 | 삼성전자주식회사 | Indent chip, semiconductor package and multi chip package using the same |
JP2014049733A (en) * | 2012-09-04 | 2014-03-17 | Fujitsu Semiconductor Ltd | Semiconductor device and semiconductor device manufacturing method |
-
1998
- 1998-07-31 JP JP21819798A patent/JP3643705B2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JP2000058742A (en) | 2000-02-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100699649B1 (en) | Semiconductor device and method of manufacture thereof | |
US20180025967A1 (en) | Flip-chip, face-up and face-down centerbond memory wirebond assemblies | |
JP3643706B2 (en) | Semiconductor device | |
US6476474B1 (en) | Dual-die package structure and method for fabricating the same | |
US7198980B2 (en) | Methods for assembling multiple semiconductor devices | |
US6716676B2 (en) | Thermally-enhanced stacked-die ball grid array semiconductor package and method of fabricating the same | |
US7211900B2 (en) | Thin semiconductor package including stacked dies | |
JP3839323B2 (en) | Manufacturing method of semiconductor device | |
JP3405456B2 (en) | Semiconductor device, method of manufacturing semiconductor device, stack type semiconductor device, and method of manufacturing stack type semiconductor device | |
US7911047B2 (en) | Semiconductor device and method of fabricating the semiconductor device | |
US20040070064A1 (en) | Semiconductor device and fabrication method of the same | |
KR20050022558A (en) | BGA package, manufacturing method thereof and stacked package comprising the same | |
KR20040053902A (en) | Multi chip package | |
JP2002222914A (en) | Semiconductor device and manufacturing method therefor | |
JP3494901B2 (en) | Semiconductor integrated circuit device | |
JP2002110718A (en) | Manufacturing method of semiconductor device | |
JPH0864725A (en) | Resin-sealed semiconductor device and its manufacture | |
JP3643705B2 (en) | Semiconductor device and manufacturing method thereof | |
JP3670853B2 (en) | Semiconductor device | |
JP3869562B2 (en) | Manufacturing method of semiconductor device | |
US10872845B2 (en) | Process for manufacturing a flip chip semiconductor package and a corresponding flip chip package | |
JP3378809B2 (en) | Semiconductor device | |
JP2003318360A (en) | Semiconductor device and method of manufacturing the same | |
JPH10150069A (en) | Semiconductor package and its manufacture | |
JPH10335366A (en) | Semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20041019 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20041217 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20050118 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20050131 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090204 Year of fee payment: 4 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100204 Year of fee payment: 5 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110204 Year of fee payment: 6 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110204 Year of fee payment: 6 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120204 Year of fee payment: 7 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130204 Year of fee payment: 8 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130204 Year of fee payment: 8 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140204 Year of fee payment: 9 |
|
LAPS | Cancellation because of no payment of annual fees |