JP3598564B2 - Bump forming method - Google Patents

Bump forming method Download PDF

Info

Publication number
JP3598564B2
JP3598564B2 JP5735195A JP5735195A JP3598564B2 JP 3598564 B2 JP3598564 B2 JP 3598564B2 JP 5735195 A JP5735195 A JP 5735195A JP 5735195 A JP5735195 A JP 5735195A JP 3598564 B2 JP3598564 B2 JP 3598564B2
Authority
JP
Japan
Prior art keywords
pad
wall
bump
forming
height
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP5735195A
Other languages
Japanese (ja)
Other versions
JPH08255798A (en
Inventor
修治 渡辺
博 大工
哲也 宮武
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP5735195A priority Critical patent/JP3598564B2/en
Publication of JPH08255798A publication Critical patent/JPH08255798A/en
Application granted granted Critical
Publication of JP3598564B2 publication Critical patent/JP3598564B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods

Description

【0001】
【産業上の利用分野】
本発明は基板と半導体チップを接続するバンプの形成方法に関わり、特にバンプの配置が稠密な場合に効果のあるバンプ形成方法に関わる。
【0002】
バンプを利用する半導体チップの接続は、当初プリント板にICパッケージやベアチップを搭載したり、チップをパッケージに装着する等の形態が主であり、バンプの配置も比較的稀疎であったが、近年はベアチップの小型化に伴ってバンプの配置が稠密化しており、特に、HgCdTeチップに形成された2次元赤外線センサとSi基板を接続するような場合には、バンプも図4の如く2次元に配列されるなど、極度に稠密な状況となる。
【0003】
【従来の技術と発明が解決しようとする課題】
初期のバンプ形成技術では、細粒の半田球をパッド上に載せて加熱し、リフローさせてパッドに溶着したバンプを形成する方法の他、基板表面を酸化膜等の絶縁膜で被覆し、パッド部分に窓を開けた後、半田層の全面蒸着とパターニングによりパッド上とその近傍に半田層を残し、リフローしてバンプを形成するといった方法が採られていた。
【0004】
以後、バンプの小型化や形成位置の近接化等の状況に対応した改善が積み重ねられてきたが、基本的には上記の方法が踏襲されている。
従来技術に於いて、熔融前の半田球が転がらないように、或いはリフロー中に融液がこぼれないように、半田に対して濡れの悪い材料でパッドの周りを囲むこと、いわゆるダムを形成することは周知である。その際、パッドの開口面積が比較的大であることから、表面処理やフラックスの使用によって半田融液に対する濡れを十分に良くすることはさほど困難ではなかった。
【0005】
しかしながら、上記のSiチップとHgCdTeチップを組み合わせたハイブリッドチップでは、パッド開口面積が微小である他に、形成済みの素子に悪影響の及ぶような処理は避けねばならないという制約もあって、パッドのバンプ形成面を十分清浄なものとすることが困難になっている。その結果、バンプ形成位置が不正確になる事態が生じている。
【0006】
図5を参照してこれを説明する。Si等の基板(1)の上に設けられたパッド電極(2)の上にバンプ(8)を形成しようとする場合、リフロー中の半田融液は表面張力のため球状に収縮しようとするので、パッド金属に対する濡れが十分でないと、パッド上を転がって移動することがあり、出来上がったバンプの位置が中心から外れたものとなる。図中、破線で示したものが本来あるべき位置であり、実線のものが中心から外れて形成されたバンプである。
【0007】
通常、パッドは絶縁膜等で囲まれているので、移動する範囲はパッド上に限られるが、バンプが小型化し、配列ピッチも微細化すると、従来は問題とならなかったわずかな位置ずれが製品の歩留りを大きく左右するようになる。
【0008】
本発明の目的は、半田融液の表面張力に比較して濡れ性が十分でない場合にも、正確にパッド中央にバンプを形成する方法を提供することであり、バンプ配置が2次元に高密度であっても、正確な位置に形成する方法を提供することである。
【0009】
【課題を解決するための手段】
上記課題を解決するため本発明はバンプを形成すべきパッドの周縁部上に、該パッドを囲む壁を形成し、該壁にて囲まれた該パッド上に軟ろう材を被着させ、熔融処理するバンプ形成方法であって、該壁の高さは、該熔融処理により該軟ろう材が変形して生ずる概略球状体の最大水平断面位置の高さにほぼ等しいか或いはそれより大に設定されるようにする。
【0010】
前記壁に囲まれた領域は多角形である場合を含み、該壁に囲まれた領域と等面積の円の直径(D)に対する該壁の高さ(H)の比率(H/D)が1/2より大になるようにすること、前記パッドを、前記概略球状体の最大水平断面より小さな開口が該パッド上に設けられた絶縁膜で覆うようにすること、更に、壁を形成する材料をポリイミドとすること、或いはバンプを形成する材料をインジウム合金とすることによって、より的確に本発明の目的を達成することができる。
【0011】
【作用】
図1の原理図に本発明の作用効果が示されている。本発明の一つの要点は、バンプ形成位置に設ける囲壁の高さ(H)が、その開口径(D)に近い値に設定されている点である。
【0012】
この壁で囲まれた柱状空間に蒸着等の方法で半田材料を充填した後、これをリフローすると、半田の再凝固後の密度が被着時のものより大となることから、リフロー後の形状は柱状空間内でほぼ球型に凝集したものとなる。
【0013】
本発明ではこの半田融液球を囲む壁が十分に高いので、融液球はこの壁に支えられて該柱状空間のほぼ中央に位置することになる。即ち、正確にパッド中心にバンプを形成するという本発明の目的が達成される。
【0014】
更に、バンプがマトリックス状に配置されていると、本発明の囲壁は網目状に形成されることになるが、バンプ配列ピッチが微細化し、開口径に近いものとなった場合は、壁の上面に半田を載せたまま熔融処理しても、この部分は前記半田球に吸収されてしまうので、予め除去しておくことは不要である。
【0015】
【実施例】
図2,3(a)〜(h)に本発明の実施例の工程が示されている。以下、同図を参照しながら説明する。
【0016】
図2(a)Si基板(1)の表面に、パッド電極(2)が形成されている。このパッド電極は、例えばチタン膜をパターニングしたものであるが、他種の配線金属層上に、バリヤメタルとしてチタン膜を被覆したものに対しても本発明を適用することができる。また、Si基板(1)にはICが作り込まれているのが通常であるが、単に配線パターンのみを持つものであってもよく、材料もセラミック板などであってもよい。
【0017】
この状態のSi基板全面にCVD酸化膜(3)を堆積し、直径5〜10μmのスルーホール(4)を開けて、バンプ形成位置のバリヤメタルを部分的に露出させる。この状態が同図(b)に示されている。
【0018】
次いで、非熱可塑性のポリイミド樹脂を約20μmの厚さに堆積し、パッド上に直径30μmの円柱状の空間を形成する。この柱状空間の形は角柱であってもよく、必要条件ではないが、その水平断面は正多辺形であることが望ましい。この状態が同図(c)に示されている。また、該ポリイミド樹脂が感光性であれば、レジストを追加塗布することなく、フォトリソグラフィによるパターニングが可能となる。
【0019】
この実施例では、パッド領域以外の樹脂層も除去してポリイミドの壁(5)のみを残しているが、図4のように、パッドが稠密なマトリックスに配置されている場合は、隣接パッド上にも同型の空間が形成されるので、意図的に壁状に成形しなくても図2(c)の形状に近いものとなる。なお、通常のポリイミド樹脂のエッチング液を使用してパターニングすると、樹脂層上部のエッチングが下部より強く進むため、壁の断面形状は倒立V型となるが、これは本発明では望ましいことである。
【0020】
囲壁の形成が終わると、図2(d)に示されるように半田であるインジウム層(6)を16μmの厚さに堆積する。壁による柱状空間の寸法が上記のような値であると、蒸着で形成しても壁内部を埋めてインジウム層が堆積する。続いて、インジウム層上にフラックス(7)をスピンコートする。この状態が同図(e)に示されている。
【0021】
これに170℃、30分の熱処理を施すと、一旦熔融したインジウムは表面張力のため球状となり、図3(f)に示すようにバンプ(8)が形成される。バンプの高さは約18μmで、ほぼ球状であるため囲壁内空洞の直径より小さいが、すぐ傍に壁があるため大きく移動することはなく、中心に近い位置に止まっている。
【0022】
フラックスは変質して殻状の硬化フラックス(7a)となるが、これは石油系の溶剤で超音波処理して除去する。また、パッド領域以外の基板面に付着していたインジウムは、一部は溶融時に基板外に転げ落ち、他は再凝固するが、下地絶縁膜との濡れが極端に悪いので、この超音波処理の際に簡単に剥落する。この状態が同図(g)に示されている。
【0023】
更に、ポリイミドの囲壁をエッチング液で除去すると、同図(h)のようにバンプが完成する。このポリイミドが感光性である場合には、壁として残る部分は通常の現像液には難溶であるが、例えばヒドラジンとエチレンジアミンの混合液のような溶媒を用いて除去することが可能である。
【0024】
【発明の効果】
以上説明した如く、本発明によれば、比較的簡単な工程で高さの揃ったバンプをパッド中心に正確に形成することができ、更に、バンプが稠密な2次元配置であり、そのピッチが微細な場合にも本発明を適用することができる。
【図面の簡単な説明】
【図1】本発明の原理図
【図2】本発明の実施例の工程を示す図(その1)
【図3】本発明の実施例の工程を示す図(その2)
【図4】バンプの2次元配列を例示する図
【図5】従来技術の問題点を説明する図
【符号の説明】
1 Si基板
2 パッド電極
3 絶縁膜
4 スルーホール
5 壁(ポリイミド)
6 インジウム層
7 フラックス
7a 硬化フラックス
8 バンプ
[0001]
[Industrial applications]
The present invention relates to a method for forming a bump for connecting a substrate and a semiconductor chip, and more particularly to a method for forming a bump which is effective when the arrangement of bumps is dense.
[0002]
The connection of semiconductor chips using bumps was primarily a form of mounting an IC package or bare chip on a printed board or mounting a chip on a package, and the arrangement of bumps was relatively sparse. In recent years, the arrangement of bumps has become denser with the miniaturization of bare chips. In particular, when connecting a two-dimensional infrared sensor formed on a HgCdTe chip to a Si substrate, the bumps are also two-dimensional as shown in FIG. Extremely dense situation such as arrangement in
[0003]
[Prior Art and Problems to be Solved by the Invention]
In the early bump formation technology, in addition to a method in which fine solder balls were placed on a pad and heated and reflowed to form a bump welded to the pad, the substrate surface was covered with an insulating film such as an oxide film, A method has been adopted in which after opening a window in a portion, a solder layer is left on the pad and in the vicinity thereof by vapor deposition and patterning of the entire surface of the solder layer, and reflow is performed to form a bump.
[0004]
Since then, improvements have been made in response to situations such as miniaturization of bumps and close proximity of formation positions, but basically the above method is followed.
In the prior art, a so-called dam is formed by surrounding a pad with a material having poor wettability to solder so that solder balls before melting do not roll or melt does not spill during reflow. It is well known. At that time, since the opening area of the pad was relatively large, it was not so difficult to sufficiently improve the wettability to the solder melt by using a surface treatment or a flux.
[0005]
However, in the hybrid chip in which the Si chip and the HgCdTe chip are combined, the pad opening area is very small, and there is also a restriction that processing that adversely affects the formed element must be avoided. It is difficult to make the formation surface sufficiently clean. As a result, the bump formation position may be incorrect.
[0006]
This will be described with reference to FIG. When bumps (8) are to be formed on pad electrodes (2) provided on a substrate (1) made of Si or the like, the solder melt during reflow tends to shrink spherically due to surface tension. If the pad metal is not sufficiently wet, it may roll on the pad and move, and the position of the completed bump will be off center. In the figure, the position indicated by the broken line is the original position, and the position indicated by the solid line is the bump formed off the center.
[0007]
Usually, the pad is surrounded by an insulating film or the like, so the moving range is limited to the pad.However, if the bumps are reduced in size and the arrangement pitch is finer, slight misalignment that was not a problem in the past Will greatly affect the yield.
[0008]
An object of the present invention is to provide a method for accurately forming a bump at the center of a pad even when wettability is not sufficient as compared with the surface tension of a solder melt. Even so, it is an object of the present invention to provide a method of forming a precise position.
[0009]
[Means for Solving the Problems]
In order to solve the above-mentioned problem , the present invention forms a wall surrounding a pad on a peripheral portion of a pad on which a bump is to be formed , and applies a soft solder material on the pad surrounded by the wall. , a bump forming method for melt processing, the height of the wall is approximately equal to the height of the maximum horizontal cross-sectional position of general spherical body caused by deformation is more soft brazing material該熔melt processing or than To be set to large.
[0010]
The region surrounded by the wall includes a polygon, and the ratio (H / D) of the height (H) of the wall to the diameter (D) of a circle having the same area as the region surrounded by the wall is be such that from 1/2 to atmospheric, the pad, the smaller opening than the maximum horizontal cross section of the schematic spherical body is so covered with the insulating film provided on the pad, further, form the walls The object of the present invention can be achieved more accurately by using a polyimide as the material to be formed or an indium alloy as the material to form the bumps .
[0011]
[Action]
The operation and effect of the present invention are shown in the principle diagram of FIG. One point of the present invention is that the height (H) of the surrounding wall provided at the bump formation position is set to a value close to the opening diameter (D).
[0012]
When the columnar space surrounded by the wall is filled with a solder material by a method such as vapor deposition and then reflowed, the density after resolidification of the solder becomes larger than that at the time of deposition. Are substantially spherically aggregated in the columnar space.
[0013]
In the present invention, the wall surrounding the solder melt sphere is sufficiently high so that the melt sphere is supported by this wall and is located substantially at the center of the columnar space. That is, the object of the present invention of accurately forming a bump at the center of a pad is achieved.
[0014]
Furthermore, when the bumps are arranged in a matrix, the surrounding wall of the present invention is formed in a mesh shape. However, when the pitch of the bump arrangement becomes finer and becomes closer to the opening diameter, the upper surface of the wall is formed. Even if the melting process is performed with the solder placed on the solder balls, this portion is absorbed by the solder balls, so that it is unnecessary to remove them in advance.
[0015]
【Example】
2, 3 (a) to 3 (h) show the steps of the embodiment of the present invention. Hereinafter, description will be made with reference to FIG.
[0016]
FIG. 2A shows a pad electrode (2) formed on the surface of a Si substrate (1). The pad electrode is formed, for example, by patterning a titanium film. However, the present invention can also be applied to a case in which a titanium film is coated as a barrier metal on another type of wiring metal layer. In addition, although an IC is usually formed on the Si substrate (1), it may be one having only a wiring pattern, and the material may be a ceramic plate or the like.
[0017]
A CVD oxide film (3) is deposited on the entire surface of the Si substrate in this state, a through hole (4) having a diameter of 5 to 10 μm is opened, and the barrier metal at the bump formation position is partially exposed. This state is shown in FIG.
[0018]
Next, a non-thermoplastic polyimide resin is deposited to a thickness of about 20 μm to form a cylindrical space having a diameter of 30 μm on the pad. The shape of the columnar space may be a prism and is not a necessary condition, but its horizontal cross section is desirably a regular polygon. This state is shown in FIG. Further, if the polyimide resin is photosensitive, patterning by photolithography can be performed without additionally applying a resist.
[0019]
In this embodiment, the resin layer other than the pad area is also removed to leave only the polyimide wall (5) . However, when the pads are arranged in a dense matrix as shown in FIG. Since the same type of space is formed, the shape becomes close to the shape of FIG. 2C without intentionally forming a wall shape. When patterning is performed using an ordinary polyimide resin etchant, the etching of the upper portion of the resin layer proceeds more strongly than the lower portion, so that the cross-sectional shape of the wall becomes an inverted V-shape, which is desirable in the present invention.
[0020]
When the formation of the surrounding wall is completed, an indium layer (6), which is a solder, is deposited to a thickness of 16 μm as shown in FIG. When the size of the columnar space defined by the wall has the above value, the indium layer is deposited to fill the inside of the wall even when formed by vapor deposition. Subsequently, a flux (7) is spin-coated on the indium layer. This state is shown in FIG.
[0021]
When heat treatment is performed at 170 ° C. for 30 minutes, the indium once melted becomes spherical due to surface tension, and a bump (8) is formed as shown in FIG. 3 (f). The height of the bump is about 18 μm, and it is almost spherical and smaller than the diameter of the cavity in the surrounding wall. However, the bump does not move much because of the wall nearby and stays at a position close to the center.
[0022]
The flux changes into a shell-like hardened flux (7a), which is removed by ultrasonic treatment with a petroleum-based solvent. Also, some of the indium adhering to the substrate surface other than the pad area falls off the substrate during melting and the other solidifies again, but the wettability with the underlying insulating film is extremely poor. When peeled off easily. This state is shown in FIG.
[0023]
Further, when the surrounding wall of the polyimide is removed with an etching solution, the bump is completed as shown in FIG. When the polyimide is photosensitive, the portion remaining as a wall is hardly soluble in an ordinary developer, but can be removed using a solvent such as a mixed solution of hydrazine and ethylenediamine.
[0024]
【The invention's effect】
As described above, according to the present invention, bumps having a uniform height can be accurately formed at the center of the pad by a relatively simple process, and furthermore, the bumps are densely arranged in two dimensions, and the pitch is small. The present invention can be applied to fine cases.
[Brief description of the drawings]
FIG. 1 is a diagram showing the principle of the present invention. FIG. 2 is a view showing steps of an embodiment of the present invention (part 1).
FIG. 3 is a view showing a step of the embodiment of the present invention (part 2).
FIG. 4 is a diagram illustrating a two-dimensional arrangement of bumps. FIG. 5 is a diagram illustrating a problem of the conventional technique.
Reference Signs List 1 Si substrate 2 Pad electrode 3 Insulating film 4 Through hole 5 Wall (polyimide)
6 Indium layer 7 Flux 7a Cured flux 8 Bump

Claims (2)

パッド上に概略球状体のバンプを形成する方法であって、
(a)バンプを形成すべきパッドである金属膜パターン上に、該金属被膜パターンを部分的に露出する開口を有する絶縁皮膜を形成する工程と、
(b)該パッドの周縁部上の該絶縁皮膜上に、該パッドを囲む耐熱性樹脂から成る壁を形成する工程と、
(c)該壁にて囲まれた領域に軟ろう材を被着させたのち熔融処理する工程とを含み
前記開口は前記概略球状体の最大水平断面より小さく、また該壁の高さ、該熔融処理により該軟ろう材が変形して生ずる概略球状体の最大水平断面位置の高さにほぼ等しいか或いはそれより大であることを特徴とするバンプ形成方法。
A method of forming a substantially spherical bump on a pad,
(a) forming an insulating film having an opening partially exposing the metal film pattern on a metal film pattern which is a pad on which a bump is to be formed;
(b) forming a wall made of a heat-resistant resin surrounding the pad on the insulating film on a peripheral portion of the pad;
soft brazing material in a region surrounded by (c) wall and a step of melt processed mixture was allowed to deposit,
The opening is smaller than the maximum horizontal cross section of the schematic spheroids, also the height of the wall is approximately equal to the height of the maximum horizontal cross-sectional position of general spherical body caused by deformation soft brazing material by該熔fusion treatment or bump forming method, characterized in that it than is large.
前記壁に囲まれた領域と等面積の円の直径(D)に対する該壁の高さ(H)の比率(H/D)が1/2より大であることを特徴とする請求項1記載のバンプ形成方法。The ratio (H / D) of the height (H) of the wall to the diameter (D) of a circle having the same area as the area surrounded by the wall is greater than 1/2. Bump formation method.
JP5735195A 1995-03-16 1995-03-16 Bump forming method Expired - Fee Related JP3598564B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5735195A JP3598564B2 (en) 1995-03-16 1995-03-16 Bump forming method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5735195A JP3598564B2 (en) 1995-03-16 1995-03-16 Bump forming method

Publications (2)

Publication Number Publication Date
JPH08255798A JPH08255798A (en) 1996-10-01
JP3598564B2 true JP3598564B2 (en) 2004-12-08

Family

ID=13053166

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5735195A Expired - Fee Related JP3598564B2 (en) 1995-03-16 1995-03-16 Bump forming method

Country Status (1)

Country Link
JP (1) JP3598564B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101989593B (en) * 2009-07-30 2012-12-12 欣兴电子股份有限公司 Packaging substrate as well as manufacturing method and packaging structure thereof

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3943416B2 (en) * 2002-03-07 2007-07-11 株式会社ルネサステクノロジ Manufacturing method of semiconductor device
KR100855268B1 (en) * 2006-12-29 2008-09-01 주식회사 하이닉스반도체 Semiconductor package and manufacturing method of the same
CN110996232B (en) * 2019-11-22 2021-01-15 歌尔股份有限公司 Sound generating device monomer and electronic equipment

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101989593B (en) * 2009-07-30 2012-12-12 欣兴电子股份有限公司 Packaging substrate as well as manufacturing method and packaging structure thereof

Also Published As

Publication number Publication date
JPH08255798A (en) 1996-10-01

Similar Documents

Publication Publication Date Title
US6586322B1 (en) Method of making a bump on a substrate using multiple photoresist layers
US6184062B1 (en) Process for forming cone shaped solder for chip interconnection
KR100712772B1 (en) Flip chip bump bonding
US6759319B2 (en) Residue-free solder bumping process
US6696356B2 (en) Method of making a bump on a substrate without ribbon residue
US20070200251A1 (en) Method of fabricating ultra thin flip-chip package
JP5079304B2 (en) Method for forming multilayer bumps on a substrate
JPH0715910B2 (en) Metal contact pad forming method and metal contact terminal forming method
JP2005109496A (en) Semiconductor package substrate for forming pre-solder structure, the semiconductor package substrate in which pre-solder structure is formed, and the manufacturing methods
US20030073036A1 (en) Method of making tall flip chip bumps
JP3303849B2 (en) Method for manufacturing bump transfer substrate, method for manufacturing semiconductor device, and semiconductor device
US6179200B1 (en) Method for forming solder bumps of improved height and devices formed
JP3598564B2 (en) Bump forming method
JP2000133667A (en) Formation of bump electrode
TWI322491B (en) Bumping process
JP2000315706A (en) Manufacture of circuit substrate and circuit substrate
JPH01161850A (en) Manufacture of semiconductor device
JP2001230537A (en) Method for forming solder bump
JP3961876B2 (en) Manufacturing method of solder bump for semiconductor device
JP2002289637A (en) Forming method for bump
TWI222732B (en) Formation method for conductive bump
JPH07321113A (en) Method of forming solder bump
JPH10209623A (en) Method for forming solder bump
JPH02165633A (en) Manufacture of semiconductor device
CN115394738A (en) Method for manufacturing bonding welding spot

Legal Events

Date Code Title Description
A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20040601

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20040802

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20040824

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20040906

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080924

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080924

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090924

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090924

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100924

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100924

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110924

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120924

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120924

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130924

Year of fee payment: 9

LAPS Cancellation because of no payment of annual fees