JP3587056B2 - Overvoltage protection circuit - Google Patents

Overvoltage protection circuit Download PDF

Info

Publication number
JP3587056B2
JP3587056B2 JP14680398A JP14680398A JP3587056B2 JP 3587056 B2 JP3587056 B2 JP 3587056B2 JP 14680398 A JP14680398 A JP 14680398A JP 14680398 A JP14680398 A JP 14680398A JP 3587056 B2 JP3587056 B2 JP 3587056B2
Authority
JP
Japan
Prior art keywords
circuit
current source
overvoltage
output
capacitor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP14680398A
Other languages
Japanese (ja)
Other versions
JPH11340422A (en
Inventor
宏二 野口
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Electric Co Ltd
Original Assignee
Fuji Electric Device Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Electric Device Technology Co Ltd filed Critical Fuji Electric Device Technology Co Ltd
Priority to JP14680398A priority Critical patent/JP3587056B2/en
Publication of JPH11340422A publication Critical patent/JPH11340422A/en
Application granted granted Critical
Publication of JP3587056B2 publication Critical patent/JP3587056B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Description

【0001】
【発明の属する技術分野】
集積回路の過電圧保護回路に関する。
【0002】
【従来の技術】
集積回路における過電圧保護を含む各種保護機能は、ノイズによる誤動作を防止するため、保護機能が働いて出力を停止するまでには、ある程度の時間(外部接続したコンデンサ等で決まる時定数の間)を要するものが一般的である。しかしながら、ノイズによる誤動作を防止するための遅れ時間は確保しながらも、電源電圧が定格電圧よりも大きくなった場合、瞬時に出力を遮断しないと出力に接続された機器を破壊する恐れがある。
【0003】
過電圧保護機能とそれ以外の保護機能との出力遮断の方式を変えれば、過電圧保護機能が働いた時だけ瞬時に出力を遮断することは容易である。
【0004】
【発明が解決しようとする課題】
過電圧保護機能とそれ以外の保護機能との出力遮断の方式を変えた場合、出力遮断の方式が1つの場合に比べ余分な回路が必要となる。
本発明の目的は、ノイズによる誤動作に強く、過電圧保護機能が働いた場合のみ瞬時に出力を遮断する、経済的な過電圧保護回路を提供することにある。
【0005】
【課題を解決するための手段】
上記課題を解決するために、本発明においては、第1の電流源と、該第1の電流源に直列に接続されたコンデンサと、該コンデンサに並列に接続された、定電圧ダイオードと正常時はオンとなっている第1のスイッチとの直列回路と、過電圧検出回路と、前記第1の電流源とコンデンサとの接続点の信号を基準電圧と比較する比較器とを具備した過電圧保護回路において、第1の電流源に並列に接続され、第2の電流源と正常時はオフとなっている第2のスイッチとからなる直列回路を具備し、過電圧が検出された場合には前記過電圧検出回路からの信号により第1のスイッチをオフとしかつ第2のスイッチをオンすることとした。
【0006】
また、上記の過電圧保護回路において、前記第2の電流源は、前記第1の電流源より大きな電流を供給することとした。
また、上記の過電圧保護回路において、前記過電圧検出回路の出力と他の保護検出回路の出力とを入力とするOR回路を具備し、該OR回路の出力によって前記第1のスイッチをオン・オフすることとした。
【0007】
【発明の実施の形態】
図1は、本発明の実施例を示すブロック図である。図1において、1および5は電流源、2はコンデンサ、3は定電圧ダイオード、4は比較器入力、6は比較器、7は基準電圧、8はOR回路、9および10はスイッチである。
OR回路8には、過電圧検出回路(図示せず)の出力の他に、過熱検出、過負荷検出、低電圧検出等の各検出回路(いずれも図示せず)の出力が導かれ、各検出回路のいずれかが異常を検出すると論理ハイの信号を出力する。各検出回路のいずれかが異常を検出すると、OR回路8の出力によりスイッチ9がオフし、電流源1より供給される電流によりコンデンサ2の充電が開始される。
【0008】
コンデンサ2は、正常時は、コンデンサ2に並列に接続された定電圧ダイオード3の定電圧まで充電されており、異常検出によりスイッチ9がオフすると、コンデンサ2の端子電圧(比較器入力4の電圧)は定電圧ダイオード3の定電圧から更に直線的に上昇を開始する。やがて、比較器入力4の電圧が基準電圧7で定められた基準電圧に達すると、比較器6は出力遮断回路(図示せず)に遮断信号を出力する。
【0009】
異常検出から遮断信号出力までに要する時間は、電流源1から供給される電流の大きさ、コンデンサ2の静電容量値、定電圧ダイオード3の定電圧値および基準電圧7の基準電圧値により決定されるが、保護回路の耐ノイズ性および許容動作遅れ時間を勘案して、ある程度の遅れ時間が確保されるような適切な値が選択される。
【0010】
過電圧検出回路の出力は、OR回路8のほかにスイッチ10にも導かれており、過電圧が検出された場合には、スイッチ10がオンし、コンデンサ2には電流源1からの電流に加えて電流源5からの電流も流入する。コンデンサ充電の時定数は充電電流に反比例するので、電流源5からの電流が加わることによりコンデンサ2の充電時間が短縮される。従って、過電圧検出時は、電流源1からのみ充電電流が供給される他の異常検出時に比べ、コンデンサ2の充電時間が短くなり、比較器6から出力遮断回路への遮断信号がすばやく出力される。
【0011】
ここで、電流源5から供給される電流の大きさは、電流源1から供給される電流の大きさと同等程度であってもよいが、過電圧検出時にすばやく遮断信号を出力させるためには、コンデンサ2への供給電流を増加し充電時間を短くすればよいから、電流源5から供給される電流の大きさを電流源1から供給される電流の大きさよりも大きく(例えば、4〜5倍程度)設定すれば好適である。
【0012】
【実施例】
図2は、この発明の具体的な実施例を示す図である。図2において、MOS−FET101,105は図1の電流源1,5に相当し、MOS−FET101,105には共通のゲートバイアス信号が印加されている。また、MOS−FET109,110はスイッチ9,10に相当し、MOS−FET103は定電圧ダイオード3に相当する。その他の図1と同じ構成要素には同じ符号を付して説明は省略する。
【0013】
MOS−FET109のゲートには、OR回路8の反転出力が導かれ、通常時は5Vが印加されオン状態となっており、電流は電源(VCC)→MOS−FET101→MOS−FET103→MOS−FET109というルートで流れ、コンデンサ2は約2.3Vに充電されている。ここで、基準電圧7を3Vに設定しておけば、比較器6は動作しない。
【0014】
過電圧検出回路によって過電圧が検出されると、OR回路の反転出力は0Vとなり、MOS−FET109がオフし、MOS−FET110がオンする。すると、電流はVCC→MOS−FET101→コンデンサ2というルートで流れ、また、VCC→MOS−FET105→MOS−FET110→コンデンサ2というルートでも流れ、コンデンサ2は充電され、比較器入力4の電圧は急速に上昇する。やがて、基準電圧7の設定電圧(3V)を越えると、比較器6は出力遮断回路へ遮断信号を出力する。
【0015】
なお、出力遮断回路からの入力信号は、いったん出力遮断回路が動作すると電源VCCをオフしない限り復帰出来ないようにするためのものである。
また、MOS−FET101,105には共通のゲートバイアス信号が印加されている。ゲートバイアス信号が共通であるので、MOS−FET101,105として同一の素子を選択すれば電流源として同じ大きさの電流を供給出来ることになり、MOS−FET105としてMOS−FET101より電流増幅率の大きな素子を選択すれば、先述のとおり電流源5から供給する電流を大きくすることができる。
【0016】
【発明の効果】
本発明によれば、過電圧保護が働いた時のみ瞬時に出力を遮断する回路を構成するのに、出力遮断を瞬時に行わない方式と比べて僅かな回路の付加により実現できるので、集積回路全体のチップ面積がほとんど変わらず、この方式を用いたことによるコストの上昇がほとんどない。
【図面の簡単な説明】
【図1】この発明の実施例を示すブロック図。
【図2】この発明の具体的な実施例を示す図。
【符号の説明】
1,5,101,105…電流源、2…コンデンサ、3,103…定電圧ダイオード、4…比較器入力、6…比較器、7…基準電圧、8…OR回路、9,10,109,110…スイッチ。
[0001]
TECHNICAL FIELD OF THE INVENTION
The present invention relates to an overvoltage protection circuit for an integrated circuit.
[0002]
[Prior art]
Various protection functions, including overvoltage protection, in integrated circuits require a certain amount of time (between the time constants determined by externally connected capacitors, etc.) before the protection function operates and the output stops to prevent malfunction due to noise. What you need is common. However, while securing a delay time for preventing malfunction due to noise, when the power supply voltage becomes higher than the rated voltage, if the output is not cut off instantaneously, there is a possibility that equipment connected to the output may be destroyed.
[0003]
If the method of shutting off the output between the overvoltage protection function and the other protection functions is changed, it is easy to instantaneously shut off the output only when the overvoltage protection function is activated.
[0004]
[Problems to be solved by the invention]
When the method of shutting off the output between the overvoltage protection function and the other protection functions is changed, an extra circuit is required as compared with the case where the output shutoff method is one.
It is an object of the present invention to provide an economical overvoltage protection circuit that is resistant to malfunction due to noise and instantaneously shuts off the output only when the overvoltage protection function is activated.
[0005]
[Means for Solving the Problems]
In order to solve the above-mentioned problems, in the present invention, a first current source, a capacitor connected in series to the first current source, and a constant voltage diode connected in parallel to the capacitor are provided at normal time. Is an overvoltage protection circuit comprising: a series circuit with a first switch that is on ; an overvoltage detection circuit; and a comparator that compares a signal at a connection point between the first current source and the capacitor with a reference voltage. , A series circuit connected in parallel with the first current source, the second circuit being composed of a second current source and a second switch that is normally off when the overvoltage is detected. a first switch and a turning on-off Toshikatsu second switch by a signal from the detection circuit.
[0006]
Further, in the above overvoltage protection circuit, the second current source supplies a larger current than the first current source.
In the above overvoltage protection circuit, an OR circuit having an input of an output of the overvoltage detection circuit and an output of another protection detection circuit is provided, and the output of the OR circuit turns on and off the first switch. I decided.
[0007]
BEST MODE FOR CARRYING OUT THE INVENTION
FIG. 1 is a block diagram showing an embodiment of the present invention. In FIG. 1, 1 and 5 are current sources, 2 is a capacitor, 3 is a constant voltage diode, 4 is a comparator input, 6 is a comparator, 7 is a reference voltage, 8 is an OR circuit, and 9 and 10 are switches.
To the OR circuit 8, in addition to the output of the overvoltage detection circuit (not shown), the output of each detection circuit (none is shown) such as overheat detection, overload detection, and low voltage detection is led. When any of the circuits detects an abnormality, it outputs a logic high signal. When any one of the detection circuits detects an abnormality, the switch 9 is turned off by the output of the OR circuit 8, and charging of the capacitor 2 is started by the current supplied from the current source 1.
[0008]
The capacitor 2 is normally charged up to the constant voltage of the constant voltage diode 3 connected in parallel with the capacitor 2, and when the switch 9 is turned off due to abnormality detection, the terminal voltage of the capacitor 2 (the voltage of the comparator input 4) ) Starts increasing more linearly from the constant voltage of the constant voltage diode 3. Eventually, when the voltage of the comparator input 4 reaches the reference voltage defined by the reference voltage 7, the comparator 6 outputs a cutoff signal to an output cutoff circuit (not shown).
[0009]
The time required from the abnormality detection to the output of the cutoff signal is determined by the magnitude of the current supplied from the current source 1, the capacitance of the capacitor 2, the constant voltage of the constant voltage diode 3, and the reference voltage of the reference voltage 7. However, in consideration of the noise resistance and the allowable operation delay time of the protection circuit, an appropriate value that ensures a certain delay time is selected.
[0010]
The output of the overvoltage detection circuit is also guided to a switch 10 in addition to the OR circuit 8. When an overvoltage is detected, the switch 10 is turned on, and the capacitor 2 is supplied to the capacitor 2 in addition to the current from the current source 1. The current from the current source 5 also flows in. Since the time constant of charging the capacitor is inversely proportional to the charging current, the charging time of the capacitor 2 is reduced by adding the current from the current source 5. Therefore, when overvoltage is detected, the charging time of the capacitor 2 is shorter than when another abnormality is detected in which the charging current is supplied only from the current source 1, and a shutoff signal from the comparator 6 to the output shutoff circuit is quickly output. .
[0011]
Here, the magnitude of the current supplied from the current source 5 may be approximately the same as the magnitude of the current supplied from the current source 1. However, in order to quickly output a cutoff signal when an overvoltage is detected, a capacitor is required. The current supplied from the current source 5 should be larger than the current supplied from the current source 1 (for example, about 4 to 5 times) because the current supplied to the current source 2 should be increased to shorten the charging time. ) It is preferable to set.
[0012]
【Example】
FIG. 2 is a diagram showing a specific embodiment of the present invention. 2, MOS-FETs 101 and 105 correspond to the current sources 1 and 5 in FIG. 1, and a common gate bias signal is applied to the MOS-FETs 101 and 105. The MOS-FETs 109 and 110 correspond to the switches 9 and 10, and the MOS-FET 103 corresponds to the constant voltage diode 3. The other components that are the same as those in FIG.
[0013]
The inverted output of the OR circuit 8 is led to the gate of the MOS-FET 109, and normally 5 V is applied to the gate to turn on the MOS-FET 109. And the capacitor 2 is charged to about 2.3V. Here, if the reference voltage 7 is set to 3 V, the comparator 6 does not operate.
[0014]
When an overvoltage is detected by the overvoltage detection circuit, the inverted output of the OR circuit becomes 0 V, the MOS-FET 109 turns off, and the MOS-FET 110 turns on. Then, the current flows through the route of VCC → MOS-FET101 → capacitor 2, and also flows through the route of VCC → MOS-FET105 → MOS-FET110 → capacitor 2. The capacitor 2 is charged, and the voltage of the comparator input 4 is rapidly increased. To rise. When the voltage exceeds the set voltage (3 V) of the reference voltage 7, the comparator 6 outputs a cutoff signal to the output cutoff circuit.
[0015]
Note that the input signal from the output cutoff circuit is provided so that once the output cutoff circuit operates, it cannot be restored unless the power supply VCC is turned off.
A common gate bias signal is applied to the MOS-FETs 101 and 105. Since the gate bias signal is common, if the same element is selected as the MOS-FETs 101 and 105, a current of the same magnitude can be supplied as a current source, and the current amplification factor of the MOS-FET 105 is larger than that of the MOS-FET 101. If an element is selected, the current supplied from the current source 5 can be increased as described above.
[0016]
【The invention's effect】
According to the present invention, a circuit for instantaneously shutting off the output only when the overvoltage protection is activated can be realized by adding a small number of circuits as compared with a system in which the output is not shut off instantaneously. The chip area hardly changes, and there is almost no increase in cost due to the use of this method.
[Brief description of the drawings]
FIG. 1 is a block diagram showing an embodiment of the present invention.
FIG. 2 is a diagram showing a specific embodiment of the present invention.
[Explanation of symbols]
1, 5, 101, 105 current source, 2 capacitor, 3, 103 constant voltage diode, 4 comparator input, 6 comparator, 7 reference voltage, 8 OR circuit, 9, 10, 109, 110 ... Switch.

Claims (3)

第1の電流源と、該第1の電流源に直列に接続されたコンデンサと、該コンデンサに並列に接続された、定電圧ダイオードと正常時はオンとなっている第1のスイッチとの直列回路と、過電圧検出回路と、前記第1の電流源とコンデンサとの接続点の信号を基準電圧と比較する比較器とを具備した過電圧保護回路において、第1の電流源に並列に接続され、第2の電流源と正常時はオフとなっている第2のスイッチとからなる直列回路を具備し、過電圧が検出された場合には前記過電圧検出回路からの信号により第1のスイッチをオフとしかつ第2のスイッチをオンすることを特徴とした過電圧保護回路。A first current source, a capacitor connected in series with the first current source, and a series connected in parallel with the capacitor, a constant voltage diode and a first switch that is normally on. A circuit, an overvoltage detection circuit, and an overvoltage protection circuit including a comparator for comparing a signal at a connection point between the first current source and the capacitor with a reference voltage, wherein the overvoltage protection circuit is connected in parallel to the first current source; normal and the second current source comprises a series circuit composed of a second switch is off, when an overvoltage is detected and off the first switch by a signal from the overvoltage detecting circuit and an overvoltage protection circuit which is characterized in that turning on the second switch. 請求項1に記載の過電圧保護回路において、前記第2の電流源は、前記第1の電流源より大きな電流を供給することを特徴とした過電圧保護回路。2. The overvoltage protection circuit according to claim 1, wherein the second current source supplies a larger current than the first current source. 請求項1または2に記載の過電圧保護回路において、前記過電圧検出回路の出力と他の保護検出回路の出力とを入力とするOR回路を具備し、該OR回路の出力によって前記第1のスイッチをオン・オフすることを特徴とした過電圧保護回路。3. The overvoltage protection circuit according to claim 1, further comprising: an OR circuit that receives an output of the overvoltage detection circuit and an output of another protection detection circuit as inputs, and controls the first switch by an output of the OR circuit. 4. An overvoltage protection circuit characterized by turning on and off.
JP14680398A 1998-05-28 1998-05-28 Overvoltage protection circuit Expired - Lifetime JP3587056B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14680398A JP3587056B2 (en) 1998-05-28 1998-05-28 Overvoltage protection circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14680398A JP3587056B2 (en) 1998-05-28 1998-05-28 Overvoltage protection circuit

Publications (2)

Publication Number Publication Date
JPH11340422A JPH11340422A (en) 1999-12-10
JP3587056B2 true JP3587056B2 (en) 2004-11-10

Family

ID=15415891

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14680398A Expired - Lifetime JP3587056B2 (en) 1998-05-28 1998-05-28 Overvoltage protection circuit

Country Status (1)

Country Link
JP (1) JP3587056B2 (en)

Also Published As

Publication number Publication date
JPH11340422A (en) 1999-12-10

Similar Documents

Publication Publication Date Title
JP4483751B2 (en) Power supply reverse connection protection circuit
US7639064B2 (en) Drive circuit for reducing inductive kickback voltage
JP4589966B2 (en) Power supply control device and semiconductor device
US8035943B2 (en) Protection circuit apparatus
JP2000299922A (en) Device and method for power supply control
JP4229656B2 (en) CURRENT LIMIT CIRCUIT AND OUTPUT CIRCUIT HAVING THE SAME
JP4479570B2 (en) Switching circuit with protection function and protection circuit
KR100744593B1 (en) Power-supply apparatus
JP3964833B2 (en) Intelligent power device and load short circuit protection method thereof
US4945444A (en) Integratable circuit configuration for reverse current reduction in an inversely operated transistor
JP3587056B2 (en) Overvoltage protection circuit
JP3225887B2 (en) Semiconductor integrated circuit device
US6034515A (en) Current limiting circuit
JP2006039812A (en) Dc stabilized power supply circuit
JP2004248415A (en) Switching circuit
JP2755391B2 (en) Overcurrent protection circuit
JPH0795247B2 (en) DC power supply
KR200256403Y1 (en) Rush current preventing circuit
KR100453849B1 (en) Apparatus for protection of SMPS
JP2002191122A (en) Dc load driver
JP2006006070A (en) Load protecting device
JPH0879967A (en) Overcurrent protection circuit
JP3152000B2 (en) Power transistor protection circuit
KR200321222Y1 (en) A device for preventing overcurrent
KR100828260B1 (en) Circuit for breaking inverse connection power source and a motor circuit with the same

Legal Events

Date Code Title Description
A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20040601

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20040625

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20040720

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20040802

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20070820

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080820

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080820

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090820

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090820

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100820

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100820

Year of fee payment: 6

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100820

Year of fee payment: 6

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110820

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110820

Year of fee payment: 7

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110820

Year of fee payment: 7

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110820

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120820

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120820

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130820

Year of fee payment: 9

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term