JP3500856B2 - Digital protection relay - Google Patents
Digital protection relayInfo
- Publication number
- JP3500856B2 JP3500856B2 JP14380296A JP14380296A JP3500856B2 JP 3500856 B2 JP3500856 B2 JP 3500856B2 JP 14380296 A JP14380296 A JP 14380296A JP 14380296 A JP14380296 A JP 14380296A JP 3500856 B2 JP3500856 B2 JP 3500856B2
- Authority
- JP
- Japan
- Prior art keywords
- relay
- input
- value
- input value
- digital
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Emergency Protection Circuit Devices (AREA)
Description
【発明の詳細な説明】
【０００１】
【発明の属する技術分野】本発明は、アナログ入力部の
系統周波数により異なるアナログフィルタの増幅率を簡
単に補正できるディジタル型保護継電装置に関する。
【０００２】
【従来の技術】ディジタル型保護継電装置は図２に示す
ように、複数の系統入力を事故判定を正確に行うためそ
れぞれ高調波除去用アナログフィルタ１1〜１mを通し、
マルチプレクサ２で順次切り替えてサンプリングし、Ａ
／Ｄ変換器３でディジタル信号に変換し、ディジタルフ
ィルタ５でディジタルフィルタ処理を行った後、電流，
電圧情報としてリレー演算部６に入力して実効値化演算
を行い、整定部７′で設定された整定値Ｓ1′〜Ｓn′と
比較して事故判定を行っている。
【０００３】
【発明が解決しようとする課題】上記入力部のアナログ
フィルタ１1〜１mの増幅率は周波数により異なり、系統
周波数５０ＨZと６０ＨZでは１〜２％異なる。継電器の
性能保証は一般的に５％保証なので、１〜２％の増幅率
の相違は補正する必要がある。
【０００４】従来、このアナログフィルタの増幅率の補
正は、整定部においてＣＰＵの性能上処理時間に制約の
ないリレー演算の整定値Ｓ1〜Ｓnの算出時にそれぞれ補
正定数α1〜αnを掛けて補正した整定値Ｓ1′〜Ｓn′を
設定している。（整定値は予め算出するので、処理時間
に制約がない。）
リレー演算に用いる整定値はリレーの数だけ存在し、上
記のように保護系統の周波数やアナログフィルタの型式
により整定値に補正を行うためアナログ入力数より多い
リレーの各整定値に対し、個々に補正をしなければなら
ないという問題がある。
【０００５】本発明は、従来のこのような問題点に鑑み
てなされたものであり、その目的とするところは、系統
周波数やアナログフィルタの特性に関係なく、リレー演
算の整定値を固定することができるディジタル型保護継
電装置を提供することにある。
【０００６】
【課題を解決するための手段】本発明は、高調波除去用
アナログフィルタを通した系統入力信号をＡ−Ｄ変換器
でディジタル信号に変換し、このディジタル信号の入力
値を用いてリレー演算するディジタル型保護継電装置に
おいて、前記Ａ−Ｄ変換器で得られた入力値を前記アナ
ログフィルタの増幅率で割って補正する入力値補正演算
部を設け、前記入力値補正演算部で補正した値をリレー
演算部に入力して実効値化演算され、入力周波数に関係
なく固定されたリレー整定値とリレー演算部で比較して
事故判定することを特徴とするものである。
【０００７】
【発明の実施の形態】図１にディジタル型継電装置の構
成を示す。なお、図中前記従来図２に示したものと同一
構成部分は、同一符号を付してその重複する説明を省略
する。
【０００８】図１において、４はＡ／Ｄ変換器３からの
入力値をアナログフィルタの増幅率で割ってディジタル
フィルタ５に出力する入力値補正演算部、７は各リレー
整定値Ｓ1〜Ｓnを補正することなくそのまま設定した整
定部である。その他の構成は図２と変わりがない。
【０００９】次に、この継電装置の動作について説明す
る。複数の系統入力はそれぞれ各チャンネルのアナログ
フィルタ１1〜１mを通してマルチプレクサ２に入力し、
マルチプレクサにより順次切り替えられてサンプリング
され、Ａ／Ｄ変換器３でディジタル値に変換される。
【００１０】入力値補正演算部４はＡ／Ｄ変換器３から
順次入力する各チャンネルの入力値を対応するチャンネ
ルのアナログフィルタ１1〜１mの増幅率で割って補正し
た入力値を出力する。
【００１１】この補正した入力値はディジタルフィルタ
５でフィルタ処理され、各チャンネルの電流，電圧情報
としてリレー演算部６に入力し、リレー演算部で実効値
化演算され、入力周波数５０，６０に関係なく固定され
た整定値Ｓ1〜Ｓnと比較して事故判定される。
【００１２】上記リレー演算部に入力する電流，電圧情
報は、系統周波数やアナログフィルタの型式により異な
るアナログフィルタの増幅率で補正された入力値に基づ
いたものとなっているため、整定部７において整定値Ｓ
1〜Ｓnを補正する必要がない。
【００１３】
【発明の効果】本発明は、上述のとおり構成されている
ので、次に記載する効果を奏する。
【００１４】（１）リレー演算の整定値を系統周波数や
アナログフィルタの特性に関係なく固定することができ
る。
【００１５】（２）リレーの整定数に比べてアナログ入
力数の方が少ないので、補正処理が簡素化できる。
【００１６】（３）各入力値に対する補正値は固定され
ているので信頼性が向上する。Description: BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a digital protection relay device which can easily correct an amplification factor of an analog filter which differs depending on a system frequency of an analog input section. 2. Description of the Related Art As shown in FIG. 2, a digital type protective relay is passed through a plurality of analog filters 11 to 1 m for removing harmonics in order to accurately determine an accident with a plurality of system inputs.
A multiplexer 2 sequentially switches and samples the signals.
After being converted into a digital signal by the / D converter 3 and subjected to digital filter processing by the digital filter 5, the current,
The voltage information is input to the relay calculation unit 6 to perform an effective value calculation, and is compared with the set values S 1 ′ to S n ′ set by the set unit 7 ′ to determine an accident. [0003] [INVENTION Problems to be Solved] amplification factor of the analog filter 1 1 to 1 m of the input unit depends on the frequency, different 1-2% in system frequency 50H Z and 60H Z. Since the performance guarantee of the relay is generally guaranteed at 5%, it is necessary to correct the difference of 1 to 2% of the amplification factor. Conventionally, the correction of the amplification factor of the analog filter is performed by setting the correction constants α 1 to α n at the time of calculating the set values S 1 to Sn of the relay operation in which the processing time is not restricted due to the performance of the CPU in the setter. The set values S 1 ′ to S n ′ corrected by multiplication are set. (Since the set value is calculated in advance, there is no restriction on the processing time.) There are as many set values as used in the relay operation, and the set value is corrected according to the frequency of the protection system and the type of analog filter as described above. Therefore, there is a problem that each set value of the relay having more than the number of analog inputs must be individually corrected. The present invention has been made in view of such a conventional problem, and an object of the present invention is to fix a set value of a relay operation irrespective of a system frequency and characteristics of an analog filter. It is an object of the present invention to provide a digital protection relay device that can perform the above-mentioned steps. According to the present invention, a system input signal having passed through an analog filter for removing harmonics is converted into a digital signal by an AD converter, and the input value of the digital signal is used. in digital type protection relay device for relay computation, the input value correction operation unit for correcting by dividing the input value obtained by the a-D converter with an amplification factor of the analog filter is provided, in the input value correction operation unit Relay the corrected value
Input to the calculation unit to calculate the rms value and relate to the input frequency
The fixed relay set value and the relay calculation unit
It is characterized in that the accident or not. FIG. 1 shows the configuration of a digital relay device. In the figure, the same components as those shown in FIG. In FIG. 1, reference numeral 4 denotes an input value correction calculator for dividing an input value from the A / D converter 3 by an amplification factor of an analog filter and outputting the result to a digital filter 5, and 7 denotes respective relay setting values S 1 to S 1. This is a setting section that is set as it is without correcting n . Other configurations are the same as those in FIG. Next, the operation of the relay device will be described. A plurality of system inputs are input to the multiplexer 2 through the analog filters 11 to 1 m of each channel, respectively.
The signals are sequentially switched and sampled by the multiplexer, and are converted into digital values by the A / D converter 3. The input value correction calculator 4 divides the input value of each channel sequentially input from the A / D converter 3 by the amplification factor of the analog filter 11 to 1 m of the corresponding channel and outputs the corrected input value. . The corrected input value is filtered by the digital filter 5 and input to the relay operation section 6 as current and voltage information of each channel. The relay operation section converts the input value to an effective value. An accident is determined by comparing with the fixed set values S 1 to Sn. The current and voltage information input to the relay operation unit is based on the input value corrected by the amplification factor of the analog filter which differs depending on the system frequency and the type of the analog filter. Set value S
There is no need to correct the 1 ~S n. Since the present invention is configured as described above, it has the following effects. (1) The set value of the relay operation can be fixed irrespective of the system frequency and the characteristics of the analog filter. (2) Since the number of analog inputs is smaller than the integer constant of the relay, the correction process can be simplified. (3) Since the correction value for each input value is fixed, the reliability is improved.
【図面の簡単な説明】 【図１】本発明にかかる継電装置の回路構成図。 【図２】従来例にかかる継電装置の回路構成図。 【符号の説明】 １…アナログフィルタ ２…マルチプレクサ ３…Ａ／Ｄ変換器 ４…入力値補正演算部 ５…ディジタルフィルタ ６…リレー演算部 ７，７′…整定部[Brief description of the drawings] FIG. 1 is a circuit configuration diagram of a relay device according to the present invention. FIG. 2 is a circuit configuration diagram of a relay device according to a conventional example. [Explanation of symbols] 1: Analog filter 2. Multiplexer 3. A / D converter 4: Input value correction calculation unit 5 Digital filter 6 Relay operation unit 7, 7 ': Setting section
Claims (1)
系統入力信号をＡ−Ｄ変換器でディジタル信号に変換
し、このディジタル信号の入力値を用いてリレー演算す
るディジタル型保護継電装置において、前記Ａ−Ｄ変換器で得られた 入力値を前記アナログフィ
ルタの増幅率で割って補正する入力値補正演算部を設
け、前記入力値補正演算部で 補正した値をリレー演算部に入
力して実効値化演算され、入力周波数に関係なく固定さ
れたリレー整定値とリレー演算部で比較して事故判定す
ることを特徴とするディジタル型保護継電装置。(57) [Claims 1] A system input signal that has passed through an analog filter for removing harmonics is converted into a digital signal by an AD converter, and a relay operation is performed using the input value of the digital signal. in digital type protection relay device for the input value correction operation unit for correcting by dividing the input value obtained by the a-D converter with an amplification factor of the analog filter is provided, and corrected by the input value correction operation unit Enter the value into the relay operation section.
RMS value is calculated and fixed regardless of the input frequency.
The relay setting is compared with the
Digital type protection relay device, characterized in that that.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14380296A JP3500856B2 (en) | 1996-06-06 | 1996-06-06 | Digital protection relay |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14380296A JP3500856B2 (en) | 1996-06-06 | 1996-06-06 | Digital protection relay |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH09327116A JPH09327116A (en) | 1997-12-16 |
| JP3500856B2 true JP3500856B2 (en) | 2004-02-23 |
Family
ID=15347326
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP14380296A Expired - Fee Related JP3500856B2 (en) | 1996-06-06 | 1996-06-06 | Digital protection relay |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP3500856B2 (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8262007B2 (en) | 2006-07-18 | 2012-09-11 | Yasuaki Okuya | Other side tool support base and/or other side tool post mounted to casting breaking apparatus, and bearing of the other side tool support base |
-
1996
- 1996-06-06 JP JP14380296A patent/JP3500856B2/en not_active Expired - Fee Related
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8262007B2 (en) | 2006-07-18 | 2012-09-11 | Yasuaki Okuya | Other side tool support base and/or other side tool post mounted to casting breaking apparatus, and bearing of the other side tool support base |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH09327116A (en) | 1997-12-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR100224185B1 (en) | Digital signal processing method and system, electric power system signal processing and electriic power control system | |
| JP2677722B2 (en) | Digital protection relay | |
| CA2452352C (en) | System and method for calibration of data in an electric power monitoring system | |
| JP3500856B2 (en) | Digital protection relay | |
| JP3191060B2 (en) | Digital signal processing method and apparatus | |
| JP3268624B2 (en) | Quantization distortion reduction device | |
| JP3265426B2 (en) | Digital signal processing method and apparatus | |
| JP3272865B2 (en) | A / D conversion method for power system digital protection controller | |
| JP3211061B2 (en) | Digital protection relay | |
| JP2652184B2 (en) | Digital protection relay | |
| JPH08331752A (en) | Detecting method of ground fault | |
| JP3800939B2 (en) | Phase correction device between input channels in digital filter device | |
| JPH0620239Y2 (en) | Data processing device | |
| JP3307223B2 (en) | Digital calculation method and calculation device for AC electricity quantity | |
| JP3235402B2 (en) | Digital protection relay | |
| JPH06101666B2 (en) | Adaptive noise eliminator | |
| JP3248133B2 (en) | Digital protective relay device | |
| KR950025808A (en) | Selective Ground Relay and Control Method | |
| JPH0637635A (en) | Error correcting method for analog inputting part | |
| JP3417536B2 (en) | Harmonic signal processor | |
| JPH056669B2 (en) | ||
| JPS62118262A (en) | Analytic data correction/processing system | |
| JPH04289718A (en) | Digital protective relay | |
| JPH0832451A (en) | Simultaneous sampling method for input data | |
| JPH08181613A (en) | Accuracy adjustment system for a/d converter circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20031124 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20081212 Year of fee payment: 5 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20091212 Year of fee payment: 6 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20101212 Year of fee payment: 7 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20111212 Year of fee payment: 8 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121212 Year of fee payment: 9 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20131212 Year of fee payment: 10 |
|
| LAPS | Cancellation because of no payment of annual fees |