JP3283344B2 - Method for manufacturing semiconductor device - Google Patents
Method for manufacturing semiconductor deviceInfo
- Publication number
- JP3283344B2 JP3283344B2 JP17027493A JP17027493A JP3283344B2 JP 3283344 B2 JP3283344 B2 JP 3283344B2 JP 17027493 A JP17027493 A JP 17027493A JP 17027493 A JP17027493 A JP 17027493A JP 3283344 B2 JP3283344 B2 JP 3283344B2
- Authority
- JP
- Japan
- Prior art keywords
- film
- sio
- gas
- forming
- insulating film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Formation Of Insulating Films (AREA)
Description
【0001】[0001]
【産業上の利用分野】この発明は、半導体素子の製造方
法のうち、絶縁膜、特に配線間を電気的に絶縁する層間
絶縁膜の形成に関するものである。BACKGROUND OF THE INVENTION This invention, in the manufacturing method of the semiconductor element, an insulating film, and in particular the formation of electrically insulating interlayer insulating film between wirings.
【0002】[0002]
【従来の技術】従来、半導体素子の絶縁膜は、プラズマ
化学気相成長(PE−CVD)法を用いたシリコン酸化
膜(SiO2)が広く使用されてきた。しかしながら、
素子の微細化、高集積化が進み、配線間の容量が増加し
て回路としての素子の駆動力に影響を与えるようになっ
てきた。そこで、誘電率の低い絶縁膜の要求が高まって
おり、そのような低誘電率の絶縁膜の形成方法として
は、本願発明者らが先に出願した特願平5−89891
号明細書などにも記載してあるように、PE−CVD法
によるSiO2膜形成の際、F原子を含むエッチングガ
ス(例えば、C2F6,CF4,NF3,HFなど)を
添加して、組成がSiOxFyである膜を形成する方法
が実施されている。このSiOxFy膜の形成方法は、
例えば、電源周波数13.56MHzの平行平板型PE
−CVD装置を用い、生成ガスとして、TEOS(テト
ラエチルオルソシリケートまたはテトラエトキシシラン
とも言う)400cc/min,O2400cc/mi
n,C2F6200cc/min,RF(Radio
Frequency)パワー2W/cm2、圧力10T
orr、温度350℃、電極間距離5mmという条件で
実現できる。なお、前述したようにC2F6ガスはFを
含む他のガスでもよい。2. Description of the Related Art Conventionally, as an insulating film of a semiconductor device, a silicon oxide film (SiO 2 ) using a plasma enhanced chemical vapor deposition (PE-CVD) method has been widely used. However,
With the advancement of miniaturization and high integration of elements, the capacitance between wirings has increased, which has affected the driving force of elements as circuits. Therefore, there is an increasing demand for an insulating film having a low dielectric constant. As a method for forming such an insulating film having a low dielectric constant, Japanese Patent Application No. 5-88991 filed earlier by the present inventors has filed.
As described in the specification, at the time of forming a SiO 2 film by the PE-CVD method, an etching gas containing F atoms (for example, C 2 F 6 , CF 4 , NF 3 , HF, etc.) is added. Then, a method of forming a film having a composition of SiO x F y is performed. The method of forming this SiO x F y film is as follows.
For example, a parallel plate type PE having a power supply frequency of 13.56 MHz
Using a CVD apparatus and using TEOS (also referred to as tetraethylorthosilicate or tetraethoxysilane) 400 cc / min, O 2 400 cc / mi
n, C 2 F 6 200 cc / min, RF (Radio
Freq u ency) power 2W / cm 2, pressure 10T
orr, a temperature of 350 ° C., and a distance between the electrodes of 5 mm. As described above, the C 2 F 6 gas may be another gas containing F.
【0003】このSiOx Fy 膜の比誘電率は3.0〜
3.8であり、PE−CVD法によるSiO2 (以下、
P−SiO2 と記すが、要するにSiO2 の一種であ
る)膜の比誘電率3.9〜5.0と比較すると明らかに
小さく、配線間の容量を低減することができる。The relative dielectric constant of this SiO x F y film is 3.0 to 3.0.
3.8, and SiO 2 (hereinafter, referred to as PE-CVD)
The relative dielectric constant of the film is clearly smaller than 3.9 to 5.0 (it is described as P-SiO 2 , which is basically a kind of SiO 2 ), and the capacitance between wirings can be reduced.
【0004】[0004]
【発明が解決しようとする課題】しかしながら、以上述
べたSiOx Fy なる組成の絶縁膜は、吸湿性が高く、
膜中に多量の水分を吸蔵するため、金属配線の腐食の原
因となるとともに、半導体素子の構成要素の一つである
トランジスタの寿命を劣化させる。However, the insulating film having the composition of SiO x F y described above has high hygroscopicity,
Since a large amount of moisture is absorbed in the film, it causes corrosion of metal wiring and deteriorates the life of a transistor, which is one of the components of a semiconductor element.
【0005】この発明は、以上述べたSiOxFy膜が
吸湿性が高く半導体素子の信頼性を損なうという問題を
解消するため、P−SiO2膜形成時、F原子(以下単
にFと記載)を含むガスを作用させて、SiO2膜とS
iOxFy膜とを積層的に形成するようにすることによ
り、絶縁膜全体の吸湿性を低減し、信頼性の高い半導体
素子を得ることを目的とする。The present invention solves the above-mentioned problem that the SiO x F y film has high hygroscopicity and impairs the reliability of the semiconductor device. Therefore, when forming a P-SiO 2 film, F atoms (hereinafter simply referred to as F) are formed. ) is reacted with a gas containing, SiO 2 film and the S
An object is to obtain a highly reliable semiconductor element by reducing the hygroscopicity of the entire insulating film by forming an iO x F y film in a stacked manner.
【0006】[0006]
【課題を解決するための手段】前記目的達成のため、本
発明は絶縁膜(主として層間絶縁膜)形成において、以
下に述べる方法で、P−SiO2膜とSiOxFy膜と
を積層的な構造とするようにしたものである。For the purposes achieved SUMMARY OF THE INVENTION The present invention is in the insulating film (mainly the interlayer insulating film) formed, in a way we describe below, and a P-SiO 2 film and the SiO x F y layer It has a laminated structure.
【0007】[0007]
【0008】即ち、P−SiO2膜を薄く形成した後
に、同一装置内でFを含むガスだけを流してプラズマ放
電し、P−SiO2膜表面をSiOxFy化させ、これ
を繰り返すことにより、前記積層的構造を形成する。 That is, after forming a thin P-SiO 2 film, plasma discharge is performed by flowing only a gas containing F in the same apparatus to convert the surface of the P-SiO 2 film into SiO x F y , and this is repeated. Thereby, the laminated structure is formed.
【0009】[0009]
【作用】前述したように、本発明は絶縁膜をP−SiO
2 膜とSiOx Fy 膜との積層構造としたので、吸湿性
の低い(後述するようにSiOx Fy 膜のみの場合の半
分以下)の絶縁膜(勿論、誘電率も従来同様低い)が実
現でき、半導体素子の信頼性の向上が図れる。As described above, according to the present invention, the insulating film is formed of P-SiO.
Since the laminated structure of the two films and the SiO x F y film is used, an insulating film having low hygroscopicity (less than half of the case of only the SiO x F y film as described later) (of course, the dielectric constant is also low as before). Can be realized, and the reliability of the semiconductor element can be improved.
【0010】[0010]
【実施例】本発明の第1の実施例の絶縁膜形成工程を、
模式的な断面図で図1に、また、その絶縁膜形成の際の
PE−CVD装置内への各種ガス導入のタイミングチャ
ートを図2に示し、以下に説明する。DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS In the first embodiment of the present invention,
FIG. 1 is a schematic cross-sectional view, and FIG. 2 is a timing chart of introducing various gases into the PE-CVD apparatus at the time of forming the insulating film, which will be described below.
【0011】まず、図1(a)に示すように、基板11
を平行平板型PE−CVD装置内にセットし、TEOS
とO2 ガスのみを導入(図2の領域A)し、基板11上
にPE−CVD法によりP−SiO2 膜12を形成す
る。First, as shown in FIG.
Is set in a parallel plate type PE-CVD apparatus, and TEOS
And an O 2 gas alone (region A in FIG. 2), and a P-SiO 2 film 12 is formed on the substrate 11 by PE-CVD.
【0012】その後、図1(b)に示すように、前記装
置内で、前記TEOSとO2 ガスが連続して流れている
間に、断続的にC2 F6 (前述したように、このガスは
Fを含む他のガス、例えばCF4 ,NF3 ,HFなどで
もよい)ガスを添加(図2の領域Bに示すように断続的
に添加)することにより、SiOx Fy 膜13を前記P
−SiO2 膜12の上に形成する。Thereafter, as shown in FIG. 1B, while the TEOS and the O 2 gas are continuously flowing in the apparatus, C 2 F 6 (as described above, The gas may be another gas containing F, for example, CF 4 , NF 3 , HF, or the like. The gas is added (intermittently added as shown in a region B in FIG. 2) to form the SiO x F y film 13. The P
-Formed on the SiO 2 film 12;
【0013】前述したように、C2 F6 ガスは断続的に
導入されるので、該ガスが流れない時点(図2の領域
A)ではP−SiO2 膜12が生成され、図1(c)に
示すように、F−SiO2 膜12とSiOx Fy 膜13
とが交互に形成されていき、結果として前記両膜12と
13との積層構造ができる。As described above, since the C 2 F 6 gas is intermittently introduced, the P-SiO 2 film 12 is generated at the time when the gas does not flow (region A in FIG. 2), and as shown in FIG. ), The F-SiO 2 film 12 and the SiO x F y film 13
Are alternately formed, and as a result, a laminated structure of the two films 12 and 13 is formed.
【0014】図3に本発明の第2の実施例の絶縁膜形成
工程を模式的な断面図で示し、また、その絶縁膜形成時
のガス導入のタイミングチャートを図4に示し、以下に
説明する。FIG. 3 is a schematic cross-sectional view showing a step of forming an insulating film according to a second embodiment of the present invention, and FIG. 4 is a timing chart of gas introduction during the formation of the insulating film. I do.
【0015】まず、図3(a)に示すように、基板21
を第1の実施例同様、PE−CVD装置内にセットし
て、TEOSとO2 ガスを導入して(図4の領域C)、
基板21上にP−SiO2 膜22を形成する。First, as shown in FIG.
Is set in a PE-CVD apparatus as in the first embodiment, TEOS and O 2 gas are introduced (region C in FIG. 4),
A P-SiO 2 film 22 is formed on a substrate 21.
【0016】その後、前記TEOSとO2 ガスの導入を
止めると同時に、C2 F6 ガスを導入してプラズマ放電
する(図4の領域D)。すると、図3(b)に示すよう
に、前記P−SiO2 膜22は若干エッチングされる
が、表面はSiOx Fy 化された層(膜)23となる。
従って、前述したガス導入を図4に示すCとDの領域の
ように交互に繰り返すと、図3(c)に示すように、P
−SiO2 膜22とSiOx Fy 膜23との積層構造が
できる。Thereafter, the introduction of the TEOS and the O 2 gas is stopped, and at the same time, the C 2 F 6 gas is introduced to perform plasma discharge (region D in FIG. 4). Then, as shown in FIG. 3B, the P-SiO 2 film 22 is slightly etched, but the surface becomes a layer (film) 23 converted to SiO x F y .
Therefore, when the above-described gas introduction is alternately repeated as in the regions C and D shown in FIG. 4, as shown in FIG.
-A laminated structure of the SiO 2 film 22 and the SiO x F y film 23 is obtained.
【0017】以上述べた実施例の方法で、P−SiO2
膜12,22とSiOx Fy 膜13,23との積層構造
を、前記両膜の膜厚比1:1で形成したとき、比誘電率
4.2のP−SiO2 膜と3.0のSiOx Fy 膜を用
いた場合、前記積層膜の比誘電率は約3.5となり、誘
電率の低下は効果として十分である。According to the method of the embodiment described above, P-SiO 2
When the laminated structure of the films 12 and 22 and the SiO x F y films 13 and 23 is formed at a film thickness ratio of the two films of 1: 1, a P-SiO 2 film having a relative dielectric constant of 4.2 and a 3.0 are formed. When the SiO x F y film is used, the relative dielectric constant of the laminated film is about 3.5, and the decrease in the dielectric constant is sufficient as an effect.
【0018】図5(a)および(b)に、SiOx Fy
膜のみの場合と本実施例の積層膜の場合の、形成直後と
150時間大気に放置させた後とのFTIR(フーリエ
変換赤外分光法:周知のようにこれはスペクトル分析の
代表的な手法である)吸収スペクトルを参考のために示
す。図5(a)に示すように、前記形成直後では、前記
両膜ともにH2 O(即ち水分、波数3400cm-1付
近)、SiOH(3650cm-1付近)のピークは小さ
く膜中に吸蔵された水分は殆どない。大気中に放置され
ている間にともに水分を吸収するが、図5(b)に示す
ように、150時間経過後のスペクトルでは、本実施例
の積層膜の吸湿性がSiOx Fy 膜だけの場合に比べ、
半分以下になっていることが分かる。つまり、本実施例
の積層膜は、誘電率も十分低く、かつ吸湿性も低い絶縁
膜が実現できる。FIGS. 5A and 5B show SiO x F y.
FTIR (Fourier Transform Infrared Spectroscopy: As is well known, this is a typical method of spectrum analysis) in the case of the film alone and in the case of the laminated film of this embodiment immediately after formation and after leaving the film in the air for 150 hours. The absorption spectrum is shown for reference. As shown in FIG. 5A, immediately after the formation, the peaks of H 2 O (ie, water, wave number around 3400 cm −1 ) and SiOH (around 3650 cm −1 ) were small and occluded in both films. Almost no moisture. Although both absorb water while being left in the air, as shown in FIG. 5B, in the spectrum after 150 hours, the hygroscopicity of the laminated film of this example is only the SiO x F y film. Compared to
It can be seen that it is less than half. That is, the laminated film of this embodiment can realize an insulating film having a sufficiently low dielectric constant and a low hygroscopicity.
【0019】なお、前述した本実施例では、形成装置と
して平行平板型PE−CVD装置を用いたが、勿論他の
型のPE−CVD装置でも可能であり、また、前述の実
施例でPE−CVD装置でのガス導入の切り替えなどの
方法は特に説明しなかったが、このような手段は同装置
では従来もこの記載以前何年来と行なわれていたことで
あるので、その説明は割愛した。さらに、P−SiO2
膜形成ガスとしては、前述したガス以外のSiH4 とN
2 Oなど他のガスでもよい。さらに蛇足ながら、SiO
2 膜とSiOx Fy 膜とを非連続的に形成しても構わな
いが、形成工程に時間がかかり、実際的ではないであろ
う。In this embodiment described above, a parallel plate type PE-CVD apparatus is used as a forming apparatus. However, other types of PE-CVD apparatus can be used. The method of switching the gas introduction in the CVD apparatus has not been particularly described, but such a means has been used in this apparatus for many years before this description, so that the description is omitted. Further, P-SiO 2
As a film forming gas, SiH 4 and N
Other gases such as 2 O may be used. In addition to SiO2
The two films and the SiO x F y film may be formed discontinuously, but it is not practical because the forming process takes time.
【0020】[0020]
【発明の効果】以上説明したように、本発明は、絶縁膜
をP−SiO2 膜とSiOx Fy 膜との積層構造とした
ので、吸湿性の低い(SiOx Fy 膜のみの場合の半分
以下)の絶縁膜(勿論、誘電率も従来同様低い)が実現
でき、金属配線の腐食、トランジスタの寿命劣化という
問題点が解消でき、誘電率も低く素子の駆動力も高い信
頼性の高い半導体素子の実現が可能となる。As described above, according to the present invention, since the insulating film has a laminated structure of the P-SiO 2 film and the SiO x F y film, it has low hygroscopicity (in the case where only the SiO x F y film is used). (Less than half the thickness) of the insulating film (of course, the dielectric constant is as low as before) can be realized, and the problems of corrosion of metal wiring and deterioration of transistor life can be solved, and the dielectric constant is low and the driving force of the element is high and the reliability is high. A semiconductor device can be realized.
【図1】本発明の第1の実施例の形成工程断面模式図FIG. 1 is a schematic cross-sectional view of a forming process according to a first embodiment of the present invention.
【図2】第1の実施例における生成ガスの導入タイミン
グチャートFIG. 2 is a timing chart of introducing a generated gas in the first embodiment.
【図3】本発明の第2の実施例の形成工程断面模式図FIG. 3 is a schematic cross-sectional view of a forming process according to a second embodiment of the present invention.
【図4】第2の実施例における生成ガスの導入タイミン
グチャートFIG. 4 is a timing chart for introducing a generated gas in a second embodiment.
【図5】SiOx Fy と本実施例の積層膜とのFTIR
吸収スペクトル比較図FIG. 5 is an FTIR of SiO x F y and the laminated film of the present embodiment.
Comparison of absorption spectra
11 基板 12 P−SiO2 膜 13 SiOx Fy 膜11 substrate 12 P-SiO 2 film 13 SiO x F y layer
───────────────────────────────────────────────────── フロントページの続き (58)調査した分野(Int.Cl.7,DB名) H01L 21/768 H01L 21/3205 H01L 21/31 H01L 21/205 ──────────────────────────────────────────────────続 き Continued on the front page (58) Field surveyed (Int.Cl. 7 , DB name) H01L 21/768 H01L 21/3205 H01L 21/31 H01L 21/205
Claims (1)
して、半導体基板を前記絶縁膜を形成するための装置内
にセットして、同装置内にSiO2膜を形成するガスを
導入し、該ガスの導入を止めると同時に、前記SiO2
膜表面をSiOxFy化するガスを導入し、該ガス導入
を止めると同時に再び前記SiO2膜を形成するガスを
導入する手順を繰り返すことにより、前記SiO2膜と
該膜の表面が化学変化したSiOxFy膜との積層膜を
前記半導体基板上に形成することを特徴とする半導体素
子の製造方法。1. A method for forming an insulating film in a semiconductor element, wherein a semiconductor substrate is set in an apparatus for forming the insulating film, and a gas for forming an SiO 2 film is introduced into the apparatus. At the same time as the introduction of SiO 2 was stopped.
Introducing a gas to SiO x F y the membrane surface, by repeating the steps of introducing a gas to form a stop at the same time again the SiO 2 film the gas introduction, the SiO 2 film and the surface of the film is of A method of manufacturing a semiconductor device, comprising forming a laminated film with a chemically modified SiO x F y film on the semiconductor substrate.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17027493A JP3283344B2 (en) | 1993-07-09 | 1993-07-09 | Method for manufacturing semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17027493A JP3283344B2 (en) | 1993-07-09 | 1993-07-09 | Method for manufacturing semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH0729975A JPH0729975A (en) | 1995-01-31 |
JP3283344B2 true JP3283344B2 (en) | 2002-05-20 |
Family
ID=15901911
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP17027493A Expired - Fee Related JP3283344B2 (en) | 1993-07-09 | 1993-07-09 | Method for manufacturing semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP3283344B2 (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW335511B (en) * | 1996-08-02 | 1998-07-01 | Applied Materials Inc | Stress control by fluorination of silica film |
US6451686B1 (en) | 1997-09-04 | 2002-09-17 | Applied Materials, Inc. | Control of semiconductor device isolation properties through incorporation of fluorine in peteos films |
US7955994B2 (en) * | 2007-10-18 | 2011-06-07 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor device, semiconductor device, and electronic appliance |
-
1993
- 1993-07-09 JP JP17027493A patent/JP3283344B2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JPH0729975A (en) | 1995-01-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6077754A (en) | Methods of forming a silicon nitride film, a capacitor dielectric layer and a capacitor | |
JP2765478B2 (en) | Semiconductor device and manufacturing method thereof | |
EP1122773B1 (en) | Semiconductor device manufacturing method | |
JPH07312368A (en) | Method to form even structure of insulation film | |
US5217567A (en) | Selective etching process for boron nitride films | |
JPH06177120A (en) | Deposition of interlayer dielectric film | |
JP3148183B2 (en) | Method for manufacturing semiconductor device | |
JP3666106B2 (en) | Manufacturing method of semiconductor device | |
JP3283344B2 (en) | Method for manufacturing semiconductor device | |
US6607963B2 (en) | Method for forming capacitor of semiconductor device | |
JPH08167601A (en) | Method of manufacturing semiconductor device | |
JP2001077192A (en) | Semiconductor device and manufacture thereof | |
JPH08298260A (en) | Dielectric body, manufacture thereof, and semiconductor device | |
US20110127075A1 (en) | Interlayer insulating film, wiring structure, and methods of manufacturing the same | |
JPH0897199A (en) | Forming method for insulating film | |
US6472330B1 (en) | Method for forming an interlayer insulating film, and semiconductor device | |
JP2830604B2 (en) | Method for manufacturing semiconductor device | |
JPH09129625A (en) | Formation of interlayer insulating film of semiconductor element | |
JPH0878408A (en) | Manufacture of semiconductor device | |
US6627533B2 (en) | Method of manufacturing an insulation film in a semiconductor device | |
JP4986661B2 (en) | Insulating film forming method and semiconductor device using the same | |
EP1460685A1 (en) | Semiconductor device and method of manufacturing the same | |
JPH01293624A (en) | Manufacture of integrated circuit | |
JPH09139428A (en) | Semiconductor device | |
KR100542511B1 (en) | Semiconductor device and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20020219 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20080301 Year of fee payment: 6 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090301 Year of fee payment: 7 |
|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313111 |
|
S531 | Written request for registration of change of domicile |
Free format text: JAPANESE INTERMEDIATE CODE: R313531 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090301 Year of fee payment: 7 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100301 Year of fee payment: 8 |
|
LAPS | Cancellation because of no payment of annual fees |