JP3229569B2 - Filter circuit - Google Patents
Filter circuitInfo
- Publication number
- JP3229569B2 JP3229569B2 JP24022097A JP24022097A JP3229569B2 JP 3229569 B2 JP3229569 B2 JP 3229569B2 JP 24022097 A JP24022097 A JP 24022097A JP 24022097 A JP24022097 A JP 24022097A JP 3229569 B2 JP3229569 B2 JP 3229569B2
- Authority
- JP
- Japan
- Prior art keywords
- voltage
- resistor
- input terminal
- transistor
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Networks Using Active Elements (AREA)
Description
【0001】[0001]
【発明の属する技術分野】本発明は、電源電圧に重畳さ
れたノイズを除去するフイルタ回路に関するものであ
る。[0001] 1. Field of the Invention [0002] The present invention relates to a filter circuit for removing noise superimposed on a power supply voltage.
【0002】[0002]
【従来の技術】電子機器の電源としては、商用電源や電
池からコンバータを経て得られる直流が用いられる。し
かしこのような直流電源には、使用状況により種々のノ
イズが重畳される。例えば、一つの直流電源を複数の電
子機器の共通の電源として用いる場合に電子機器の一つ
としてノイズの発生しやすいモータ等が存在する場合に
は、他の電子機器の電源となる直流入力にはそのノイズ
が重畳されやすい。従来は、夫々の電子機器の電源回路
にRCフイルタやLCフイルタを接続してこのようなノ
イズを除去する手法が用いられたが、直流抵抗による電
圧降下が生じたり、またLCフイルタではコイルの形状
が大きくなる不都合があった。2. Description of the Related Art As a power source for electronic equipment, a direct current obtained from a commercial power source or a battery via a converter is used. However, various noises are superimposed on such a DC power supply depending on usage conditions. For example, when one DC power supply is used as a common power supply for a plurality of electronic devices, if there is a motor or the like in which noise is likely to occur as one of the electronic devices, a DC input which is a power supply for other electronic devices is provided. Is likely to have its noise superimposed. Conventionally, a method of removing such noise by connecting an RC filter or an LC filter to the power supply circuit of each electronic device has been used. Had the disadvantage of becoming larger.
【0003】図2は、トランジスタと抵抗、コンデンサ
を組み合わせた従来のフイルタ回路の回路図である。入
力端子1と出力端子2間にはトランジスタQ2が直列接
続され、抵抗R2とコンデンサC2の接続点がトランジ
スタQ2のベースに接続されている。抵抗R2の一端は
入力端子1に接続し、コンデンサC2の一端は接地され
ている。このようなフイルタ回路は、抵抗R2とコンデ
ンサC2の回路によりノイズが除去された直流電圧がト
ランジスタQ2のエミッタに得られる。しかし、出力端
子2の直流電圧は入力端子1に加えられる直流電圧に比
較して最も少ない場合でもトランジスタQ2のベース・
エミッタ間電圧である0.7V程度低くなる欠点がある。受
動素子を用いたり、能動素子と受動素子を組み合わせた
フイルタが多数あるにもかかわらず、従来のフイルタは
このように種々の欠点があり満足できるものではなかっ
た。FIG. 2 is a circuit diagram of a conventional filter circuit combining a transistor, a resistor, and a capacitor. A transistor Q2 is connected in series between the input terminal 1 and the output terminal 2, and a connection point between the resistor R2 and the capacitor C2 is connected to the base of the transistor Q2. One end of the resistor R2 is connected to the input terminal 1, and one end of the capacitor C2 is grounded. In such a filter circuit, a DC voltage from which noise has been removed by the circuit of the resistor R2 and the capacitor C2 is obtained at the emitter of the transistor Q2. However, even if the DC voltage at the output terminal 2 is the smallest compared with the DC voltage applied to the input terminal 1, the base voltage of the transistor Q2
There is a disadvantage that the emitter-to-emitter voltage is reduced by about 0.7 V. Despite the large number of filters that use passive elements or combine active and passive elements, conventional filters have been unsatisfactory due to such various disadvantages.
【0004】[0004]
【発明が解決しようとする課題】本発明の課題は、入力
と出力の電圧差が小さく、集積回路化が容易なフイルタ
回路を提供することにある。SUMMARY OF THE INVENTION An object of the present invention is to provide a filter circuit in which the voltage difference between input and output is small and which can be easily integrated.
【0005】[0005]
【課題を解決するための手段】本発明のフィルタ回路
は、入力端子と出力端子間に直列接続されたトランジス
タ、一端を入力端子に接続された抵抗とその他端に接続
する定電流源からなる直列回路、抵抗と定電流源の接続
点に一端を接続されたコンデンサ、該接続点に入力側を
接続され出力側を該トランジスタに接続されたボルテー
ジフォロワー回路を有することを特徴とする。A filter circuit according to the present invention comprises a transistor connected in series between an input terminal and an output terminal, one end connected to a resistor connected to the input terminal and the other end.
A series circuit consisting of a constant current source , a capacitor connected at one end to a connection point between the resistor and the constant current source, and an input side connected to the connection point.
A voltage follower circuit connected to the transistor and having an output side connected to the transistor .
【0006】[0006]
【発明の実施の形態】一端を入力端子に接続された抵抗
とその他端に接続する定電流源からなる直列回路により
入力端子の電圧よりも低い電圧を発生する。その低い電
圧に重畳されるノイズは、直列回路の接続点に接続され
た抵抗とコンデンサにより除かれる。そして、ノイズを
除かれた電圧を基準電圧とするボルテージフォロワー回
路の出力電圧により、入力端子と出力端子間に直列接続
されたトランジスタが制御される。DESCRIPTION OF THE PREFERRED EMBODIMENTS A resistor having one end connected to an input terminal
And a series circuit consisting of a constant current source connected to the other end generates a voltage lower than the voltage of the input terminal. Noise superimposed on the low voltage is removed by a resistor and a capacitor connected to the connection point of the series circuit. Then, the output voltage of the voltage follower circuit as a reference voltage a voltage removed of noise, series-connected transistors is controlled between the input and output terminals.
【0007】[0007]
【実施例】以下、本発明のフイルタ回路の実施例を示す
回路図である図1を参照しながら説明する。なお、図2
と同一部分は同じ符号を付与してある。図1において、
入力端子1と出力端子2間にはPNP形のトランジスタ
Q1が直列接続されている。入力端子1には抵抗R1の
一端が接続され、その他端には電流源S1の一端が接続
されている。抵抗R1と電流源S1の接続点P1にはコ
ンデンサC1の一端が接続されている。コンデンサC1
と電流源S1の他端は接地されている。演算増幅器A1
はボルテージフオロワー回路を形成しており、その反転
入力端子は接続点P1に接続し、出力側がトランジスタ
Q1のベースに接続する。非反転入力端子はトランジス
タQ1のコレクタに接続する。BRIEF DESCRIPTION OF THE DRAWINGS FIG. 1 is a circuit diagram showing an embodiment of a filter circuit according to the present invention. Note that FIG.
The same reference numerals are given to the same parts. In FIG.
A PNP transistor Q1 is connected in series between the input terminal 1 and the output terminal 2. One end of a resistor R1 is connected to the input terminal 1, and one end of a current source S1 is connected to the other end. One end of a capacitor C1 is connected to a connection point P1 between the resistor R1 and the current source S1. Capacitor C1
And the other end of the current source S1 is grounded. Operational amplifier A1
Forms a voltage follower circuit, the inverting input terminal of which is connected to the connection point P1, and the output side of which is connected to the base of the transistor Q1. The non-inverting input terminal is connected to the collector of the transistor Q1.
【0008】このように構成されたフイルタ回路では、
抵抗R1と電流源S1からなる直列回路により接続点P
1に入力端子1に加えられる直流電圧よりも低い電圧が
発生する。接続点P1の電圧は、電流源S1の電流を
I、抵抗R1の抵抗値をRとすると(R・I) だけ入力
端子1の電圧よりも低くなる。入力端子1の電圧にノイ
ズが重畳されている場合に接続点P1の電圧にも重畳さ
れるはずのノイズは、抵抗R1とコンデンサC1により
除去される。ボルテージフオロワー回路はノイズの除か
れた接続点P1の電圧を基準電圧としてトランジスタQ
1を制御する。そして出力端子2には、ほぼ抵抗R1に
よる電圧降下分だけ低いノイズの除かれた直流電圧が得
られる。In the filter circuit configured as described above,
A connection point P is formed by a series circuit including a resistor R1 and a current source S1.
1 generates a voltage lower than the DC voltage applied to the input terminal 1. The voltage at the connection point P1 is lower than the voltage at the input terminal 1 by (R · I), where I is the current of the current source S1 and R is the resistance value of the resistor R1. When noise is superimposed on the voltage of the input terminal 1, noise that should be superimposed on the voltage of the connection point P1 is removed by the resistor R1 and the capacitor C1. The voltage follower circuit uses the voltage at the connection point P1 from which noise has been removed as a reference voltage to set the transistor Q
Control 1 At the output terminal 2, a DC voltage free of noise which is substantially lower by a voltage drop due to the resistor R 1 is obtained.
【0009】接続点P1の電圧は、入力端子1の直流電
圧に例えば±0.1Vの振幅のリップルノイズが重畳される
場合、入力端子1の直流電圧よりも0.1V程度低い電圧を
発生することが望ましい。これによって、マイナス側の
ノイズは抵抗R1の電圧降下により除かれ、プラス側の
ノイズは抵抗R1とコンデンサC1により除かれる。抵
抗R1とコンデンサC1による時定数を大きくすること
により、低い周波数のノイズまで除くことができる。抵
抗R1の値は大きくしても、電流源S1の電流を小さく
することにより電圧降下を小さくできる。When a ripple noise having an amplitude of, for example, ± 0.1 V is superimposed on the DC voltage of the input terminal 1, the voltage at the connection point P 1 may generate a voltage lower by about 0.1 V than the DC voltage of the input terminal 1. desirable. Thereby, the noise on the minus side is removed by the voltage drop of the resistor R1, and the noise on the plus side is removed by the resistor R1 and the capacitor C1. By increasing the time constant of the resistor R1 and the capacitor C1, even low-frequency noise can be eliminated. Even if the value of the resistor R1 is increased, the voltage drop can be reduced by reducing the current of the current source S1.
【0010】例えば、0.1Vの電圧降下は抵抗R1を100K
Ω、電流源S1の電流を1 μA とすることにより得られ
る。コンデンサC1の値は10μF 程度にすることができ
る。この程度の値は半導体集積回路で容易に得られる値
であり、時定数をきわめて大きくできる。抵抗R1は接
続点P1に入力端子1の電圧よりも低い電圧を発生する
役割と、コンデンサC1と共に直接ノイズを除く回路を
形成する役割を兼ねている。抵抗R1は、電流が流れる
入力端子1と出力端子2間に直列接続していないので損
失の発生が小さいことはいうまでもない。For example, a voltage drop of 0.1 V causes the resistance R1 to reach 100K.
Ω and the current of the current source S1 is 1 μA. The value of the capacitor C1 can be about 10 μF. Such a value is a value easily obtained in a semiconductor integrated circuit, and can greatly increase the time constant. The resistor R1 has a role of generating a voltage lower than the voltage of the input terminal 1 at the connection point P1 and also has a role of forming a circuit for directly removing noise together with the capacitor C1. Since the resistor R1 is not connected in series between the input terminal 1 and the output terminal 2 through which a current flows, it goes without saying that loss is small.
【0011】なお、本発明のフイルタ回路はシリーズレ
ギュレータとして単独に用いることもできる。その際、
出力電圧は入力電圧と抵抗R1によって設定できること
は明らかである。また、実施例では演算増幅器A1の出
力側を直接トランジスタQ1のベースに接続したが、ト
ランジスタQ1の制御回路を設け、その制御回路を経て
トランジスタQ1に接続してもよい。要するに、演算増
幅器A1の出力によりトランジスタQ1を制御できれば
よい。また、入力側は直接接続点P1に接続している
が、インバータ回路を経て接続する場合もある。The filter circuit of the present invention can be used alone as a series regulator. that time,
Obviously, the output voltage can be set by the input voltage and the resistor R1. Further, in the embodiment, the output side of the operational amplifier A1 is directly connected to the base of the transistor Q1, but a control circuit for the transistor Q1 may be provided and connected to the transistor Q1 via the control circuit. In short, it is only necessary that the transistor Q1 can be controlled by the output of the operational amplifier A1. The input side is directly connected to the connection point P1, but may be connected via an inverter circuit.
【0012】[0012]
【発明の効果】以上述べたように、本発明のフイルタ回
路は、入力端子の電圧よりも低い電圧であり、しかもノ
イズの除かれた電圧を発生し、その電圧を基準電圧とす
るボルテージフオロワー回路により入力端子と出力端子
間に直列接続されたトランジスタを制御するものであ
り、入力電圧と出力電圧の差を小さくできる。大きな電
流が流れる入力端子と出力端子間に直列接続される抵抗
はないので損失の発生をすくなくできる。無論、コイル
を使用することがないので集積回路化が容易である。入
力端子の電圧よりも低い電圧を発生するための抵抗と、
コンデンサと共に直接ノイズを除く回路を形成する抵抗
が兼用されており、集積回路として形成する場合の平面
積を狭くできる利点がある。また、フイルタ回路をシリ
ーズレギュレータに直接転用できることも、実用的な利
点である。As described above, the filter circuit of the present invention generates a voltage which is lower than the voltage of the input terminal and is free from noise, and uses the voltage as a reference voltage. The circuit controls a transistor connected in series between the input terminal and the output terminal, so that the difference between the input voltage and the output voltage can be reduced. Since there is no resistor connected in series between the input terminal and the output terminal through which a large current flows, loss can be reduced. Needless to say, since no coil is used, integration into an integrated circuit is easy. A resistor for generating a voltage lower than the voltage of the input terminal,
A resistor that directly forms a circuit for removing noise together with a capacitor is also used, and there is an advantage that a plane area when formed as an integrated circuit can be reduced. Another practical advantage is that the filter circuit can be directly converted to a series regulator.
【図1】 本発明のフイルタ回路の実施例を示す回路図
である。FIG. 1 is a circuit diagram showing an embodiment of a filter circuit of the present invention.
【図2】 従来のフイルタ回路の回路図である。FIG. 2 is a circuit diagram of a conventional filter circuit.
1 入力端子 2 出力端子 Q1 トランジスタ S1 定電流源 1 input terminal 2 output terminal Q1 transistor S1 constant current source
───────────────────────────────────────────────────── フロントページの続き (58)調査した分野(Int.Cl.7,DB名) H03H 11/04 G05F 1/56 ──────────────────────────────────────────────────続 き Continued on the front page (58) Field surveyed (Int.Cl. 7 , DB name) H03H 11/04 G05F 1/56
Claims (1)
トランジスタ、一端を入力端子に接続された抵抗とそのTransistor, resistor with one end connected to input terminal and its
他端に接続する定電流源からなる直列回路、抵抗と定電A series circuit consisting of a constant current source connected to the other end, a resistor and a constant current
流源の接続点に一端を接続されたコンデンサ、該接続点A capacitor having one end connected to a connection point of the flow source, the connection point
に入力側を接続され出力側を該トランジスタに接続されIs connected to the input side and the output side is connected to the transistor.
たボルテージフォロワー回路を有することを特徴とするCharacterized by having a voltage follower circuit
フィルタ回路。Filter circuit.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP24022097A JP3229569B2 (en) | 1997-08-22 | 1997-08-22 | Filter circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP24022097A JP3229569B2 (en) | 1997-08-22 | 1997-08-22 | Filter circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH1168513A JPH1168513A (en) | 1999-03-09 |
JP3229569B2 true JP3229569B2 (en) | 2001-11-19 |
Family
ID=17056246
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP24022097A Expired - Fee Related JP3229569B2 (en) | 1997-08-22 | 1997-08-22 | Filter circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP3229569B2 (en) |
-
1997
- 1997-08-22 JP JP24022097A patent/JP3229569B2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JPH1168513A (en) | 1999-03-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3320883B2 (en) | Capacitance multiplication circuit for internal frequency compensation of switching regulator integrated circuit | |
JPH05167358A (en) | Amplifier circuit for ecm | |
US5408193A (en) | Active circuit filter for reducing conducted radiation from a load back to its power supply | |
NL8603152A (en) | FILTER SWITCHING. | |
JPS60169915A (en) | Dc voltage regulator | |
JP3821717B2 (en) | DC stabilized power supply | |
JPS58162115A (en) | Automatic gain control amplifying circuit and hearing aid | |
JP3229569B2 (en) | Filter circuit | |
JPH0818394A (en) | Current sensor circuit and its operation | |
US5721484A (en) | Power supply filter with active element assist | |
US4017749A (en) | Transistor circuit including source voltage ripple removal | |
JPS6358405B2 (en) | ||
JPH03179904A (en) | Buffer amplifier | |
JP2725290B2 (en) | Power amplifier circuit | |
JPS6316285Y2 (en) | ||
JPS635433Y2 (en) | ||
JPS6115619Y2 (en) | ||
JPS62154912A (en) | Filter circuit | |
JPH0321054Y2 (en) | ||
JP2000222055A (en) | Serial control type regulator | |
JPS59170915A (en) | Reducing circuit of ripple voltage | |
JPH0535627Y2 (en) | ||
JPH0347768B2 (en) | ||
JP2513484Y2 (en) | Switching power supply | |
JP2717539B2 (en) | Power circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100907 Year of fee payment: 9 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100907 Year of fee payment: 9 |
|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313111 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100907 Year of fee payment: 9 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110907 Year of fee payment: 10 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110907 Year of fee payment: 10 |
|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313111 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110907 Year of fee payment: 10 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120907 Year of fee payment: 11 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130907 Year of fee payment: 12 |
|
LAPS | Cancellation because of no payment of annual fees |