JP3161139B2 - Inverter control method - Google Patents
Inverter control methodInfo
- Publication number
- JP3161139B2 JP3161139B2 JP05919293A JP5919293A JP3161139B2 JP 3161139 B2 JP3161139 B2 JP 3161139B2 JP 05919293 A JP05919293 A JP 05919293A JP 5919293 A JP5919293 A JP 5919293A JP 3161139 B2 JP3161139 B2 JP 3161139B2
- Authority
- JP
- Japan
- Prior art keywords
- inverter
- output voltage
- filter
- current
- frequency
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Supply And Distribution Of Alternating Current (AREA)
- Inverter Devices (AREA)
Description
【０００１】[0001]
【産業上の利用分野】この発明は、インバータを複数台
並列に接続して運転するインバータ制御方法に関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an inverter control method for operating a plurality of inverters connected in parallel.
【０００２】[0002]
【従来の技術】従来は、並列接続されたインバータを図
３に示す回路によって制御していた。図３において、２
１はインバータ制御装置、２２は発振器、２３は分周
器、２４はスイッチ、２５は同期パルス発生器であり、
インバータＡ，Ｂ，Ｃにはそれぞれに上記２１乃至２５
の装置が装備されている。2. Description of the Related Art Conventionally, inverters connected in parallel have been controlled by a circuit shown in FIG. In FIG. 3, 2
1 is an inverter control device, 22 is an oscillator, 23 is a frequency divider, 24 is a switch, 25 is a synchronous pulse generator,
The inverters A, B, and C have the above-mentioned 21 to 25 respectively.
Equipment is equipped.
【０００３】このような構成において、従来の制御方法
は、各インバータ装備された発振器２２のうちいずれか
一つを選択し、選択された発振器２２によってすべての
インバータを制御するというものである。なお、図３に
示した技術は本出願人による発明である特公昭６３−３
４６５９号公報によって知られている。In such a configuration, the conventional control method is to select any one of the oscillators 22 provided with each inverter and control all the inverters by the selected oscillator 22. The technique shown in FIG. 3 is an invention by the present applicant, Japanese Patent Publication No. Sho 63-3.
4659.
【０００４】このような従来の方法では、同一の発振器
によって制御しているため、出力周波数がインバータ間
でずれることはなかった。In such a conventional method, since the same oscillator is used for control, the output frequency does not shift between the inverters.
【０００５】[0005]
【発明が解決しようとする課題】従来の制御方法、すな
わち図３に示した回路においては、並列接続したインバ
ータを同一の発振器で制御したため、出力周波数がイン
バータ間でずれることはなく、横流を用いて有効成分に
関する制御を行うことは必要とはしていなかった。In the conventional control method, that is, in the circuit shown in FIG. 3, since the inverters connected in parallel are controlled by the same oscillator, the output frequency does not shift between the inverters and the cross current is used. It was not necessary to control the active ingredients.
【０００６】しかしながら、各インバータが個別の発振
器によってそれぞれ周波数を制御する並列運転を行う
と、横流を用いて有効成分に関する制御を行うことが必
要になり、正確な横流の検出が必要となる。本発明は、
上記従来技術の問題点に鑑みてなされたものであり、正
確に横流の有効成分、無効成分を求めて、周波数および
電圧を制御するインバータ制御方法の提供を目的とす
る。However, if each inverter performs a parallel operation in which the frequency is controlled by an individual oscillator, it is necessary to control the effective component using the cross current, and it is necessary to accurately detect the cross current. The present invention
The present invention has been made in view of the above-described problems of the related art, and has as its object to provide an inverter control method for controlling a frequency and a voltage by accurately obtaining an effective component and an invalid component of a cross current.
【０００７】[0007]
【課題を解決するための手段】上記目的を達成するため
に、本発明においては、検出した横流からフィルタを用
いて基本波成分を抽出し、該横流の基本波成分をフィル
タ通過に伴う遅れ分を考慮して同期整流して、有効成分
要素、無効成分要素を求めて周波数および電圧を制御す
る。In order to achieve the above object, according to the present invention, a fundamental wave component is extracted from a detected cross current by using a filter, and the fundamental wave component of the cross current is converted into a delay component caused by passing through the filter. In consideration of the above, synchronous rectification is performed to obtain an effective component element and an ineffective component element, and control the frequency and the voltage.
【０００８】[0008]
【作用】横流の基本波成分をフィルタ通過に伴う遅れ分
を考慮して同期整流することにより、正確な有効成分要
素および無効成分要素を求めることができる。The synchronous rectification of the cross-flow fundamental wave component in consideration of the delay caused by passing through the filter allows accurate effective component elements and invalid component elements to be obtained.
【０００９】[0009]
【実施例】以下、図面を参照して本発明を説明する。図
１は本発明によりインバータの制御を行うための制御ブ
ロック図である。図１において、１はＰＷＭインバー
タ、２はＰＷＭインバータ１と負荷の分配を司り負荷分
担電流ＩL * を並列運転している他のＰＷＭインバータ
（以下においては他号機と呼ぶ）に渡す母線盤、３は横
流に含まれる高調波成分を除去するためのフィルタ、
４，５はＰＷＭインバータのスイッチングリップルを除
去するフィルタ、６は自動周波数調整器部、７は自動電
圧調整器、８，９はそれぞれ有効成分同期整流器および
無効成分同期整流器、１０はキャリア信号発生器、１１
はＰＷＭ信号発生器である。DESCRIPTION OF THE PREFERRED EMBODIMENTS The present invention will be described below with reference to the drawings. FIG. 1 is a control block diagram for controlling an inverter according to the present invention. In FIG. 1, 1 is a PWM inverter, 2 is a bus board that controls load distribution with the PWM inverter 1 and passes a load sharing current I L * to another PWM inverter (hereinafter referred to as another unit) that is operating in parallel, 3 is a filter for removing harmonic components contained in the cross current,
Reference numerals 4 and 5 denote filters for removing the switching ripple of the PWM inverter, 6 denotes an automatic frequency regulator unit, 7 denotes an automatic voltage regulator, 8 and 9 denote active component synchronous rectifiers and invalid component synchronous rectifiers, respectively, and 10 denotes a carrier signal generator. , 11
Is a PWM signal generator.
【００１０】負荷分担電流ＩL * とＰＷＭインバータ１
の出力電圧ＩL との差である横流Ｉ OUを求め、図２
（ａ）の如く高調波成分を含んだ横流ＩOUを、フィルタ
３によって高調波成分を除去し、図２（ｂ）に示す基本
波成分を抽出する。横流ＩOUはフィルタ３の通過に伴
い、図２（ｂ）の如く波形が遅れるため、図２（ｂ）に
示す波形を正確な同期整流を行うためには、波形の遅れ
分を考慮する必要があるため、図２（ｃ）の如く同期信
号も遅らせて同期整流を行い、有効成分要素および無効
成分要素を求める。[0010] Load sharing current IL *And PWM inverter 1
Output voltage ILAnd the cross current I OUFigure 2
(A) As shown in FIG.OUThe filter
3 to remove the harmonic components, and the basic components shown in FIG.
Extract wave components. Crossflow IOUIs associated with the passage of filter 3.
2B, the waveform is delayed as shown in FIG.
In order to perform accurate synchronous rectification of the waveform shown,
Since it is necessary to take into account the synchronization signal, as shown in FIG.
Signal is delayed and synchronous rectification is performed, and
Find the component elements.
【００１１】前記有効成分要素，無効成分要素を用い
て、あらかじめ定めた周波数設定値ω * および出力電圧
設定値ＶA * に補正を加えて、周波数指令値ω**および
平均出力電圧指令値ＶA **を求める。前記周波数指令値
ω**をキャリア信号発生器１０へ入力し、その出力をＰ
ＷＭ信号発生器１１に入力する。また、平均出力電圧指
令値ＶA **もＰＷＭ信号発生器１１に入力し、ＰＷＭ信
号発生器１１は前記２つの信号を受けＰＷＭ信号を発生
させインバータ１を制御する。[0011] The active component element and the invalid component element are used.
And a predetermined frequency set value ω *And output voltage
Set value VA *To the frequency command value ω**and
Average output voltage command value VA **Ask for. The frequency command value
ω**Is input to the carrier signal generator 10 and the output is
Input to the WM signal generator 11. Also, the average output voltage finger
Remarks VA **Is also input to the PWM signal generator 11, and the PWM signal
Signal generator 11 receives the above two signals and generates a PWM signal
Then, the inverter 1 is controlled.
【００１２】[0012]
【発明の効果】これまで述べたように、本発明において
は、フィルタを設けて横流の基本波成分を抽出したのち
に同期整流を行うことにより、正確な有効成分要素およ
び無効成分要素を求めることができ、定常的な横流が抑
制され、安定した電流分担を行うことができる。As described above, in the present invention, accurate effective component elements and invalid component elements can be obtained by providing a filter and extracting a cross-flow fundamental wave component and then performing synchronous rectification. As a result, steady cross current is suppressed, and stable current sharing can be performed.
【図１】本発明による制御ブロック図FIG. 1 is a control block diagram according to the present invention.
【図２】横流および同期信号の波形比較図FIG. 2 is a waveform comparison diagram of a cross current and a synchronization signal.
【図３】従来の技術による制御ブロック図FIG. 3 is a control block diagram according to a conventional technique.
１ ＰＷＭインバータ ２ 母線盤 ３ フィルタ ４，５ フィルタ ６ 自動周波数調整器部 ７ 自動電圧調整器 ８ 有効成分同期整流器 ９ 無効成分同期整流器 １０ キャリア信号発生器 １１ ＰＷＭ信号発生器 ２１ インバータ制御装置 ２２ 発振器 ２３ 分周器 ２４ スイッチ ２５ 同期パルス発生器 Ａ，Ｂ，Ｃ インバータ REFERENCE SIGNS LIST 1 PWM inverter 2 busbar 3 filter 4, 5 filter 6 automatic frequency adjuster 7 automatic voltage adjuster 8 active component synchronous rectifier 9 invalid component synchronous rectifier 10 carrier signal generator 11 PWM signal generator 21 inverter control device 22 oscillator 23 Divider 24 Switch 25 Synchronous pulse generator A, B, C Inverter
───────────────────────────────────────────────────── フロントページの続き (58)調査した分野(Int.Cl.7，ＤＢ名) H02M 7/48 H02J 3/38 ──────────────────────────────────────────────────続 き Continued on the front page (58) Field surveyed (Int.Cl. 7 , DB name) H02M 7/48 H02J 3/38
Claims (1)
するインバータ制御方法において、 負荷分担電流とインバータ出力電流との差から横流を検
出して該横流の基本波成分をフィルタによって抽出し、 抽出した前記基本波成分を前記フィルタの通過に伴って
生じる遅れ分と同等の遅れ分をもたせて同期整流を行っ
て、前記有効成分要素および無効成分要素を求め、 前記有効成分要素によって、周波数設定値に補正を加え
て周波数指令値を求め、 また、前記無効成分要素によって、出力電圧設定値に補
正を加えて平均出力電圧指令値を求め、 前記インバータの出力電圧および出力周波数を制御する
駆動信号を、前記周波数指令値および平均出力電圧指令
値によって求めることを特徴とするインバータ制御方
法。In an inverter control method for controlling a plurality of inverters connected in parallel, a cross current is detected from a difference between a load sharing current and an inverter output current, and a fundamental wave component of the cross current is extracted by a filter. The fundamental wave component is subjected to synchronous rectification with a delay equivalent to the delay caused by passing through the filter to determine the effective component element and the invalid component element. To obtain a frequency command value, and by the invalid component element, to obtain an average output voltage command value by correcting the output voltage set value, and to obtain a drive signal for controlling the output voltage and output frequency of the inverter. And an average output voltage command value.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP05919293A JP3161139B2 (en) | 1993-03-19 | 1993-03-19 | Inverter control method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP05919293A JP3161139B2 (en) | 1993-03-19 | 1993-03-19 | Inverter control method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH06276750A JPH06276750A (en) | 1994-09-30 |
| JP3161139B2 true JP3161139B2 (en) | 2001-04-25 |
Family
ID=13106314
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP05919293A Expired - Fee Related JP3161139B2 (en) | 1993-03-19 | 1993-03-19 | Inverter control method |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP3161139B2 (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101335491B (en) * | 2007-06-27 | 2013-04-10 | 通用电气公司 | Cross current control for power converter system |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0546607U (en) * | 1991-12-04 | 1993-06-22 | 富士重工業株式会社 | Wire harness intermediate output device |
| JP4792553B2 (en) * | 2006-08-29 | 2011-10-12 | 富士電機株式会社 | Voltage correction method and circuit for parallel operation inverter |
| JP2008199874A (en) * | 2007-01-18 | 2008-08-28 | Nissin Electric Co Ltd | Parallel operation control unit of inverter |
| JP5585371B2 (en) * | 2010-10-14 | 2014-09-10 | 富士電機株式会社 | Distributed power system |
| CN113759271B (en) * | 2021-11-10 | 2022-01-25 | 电子科技大学 | Redundant power supply current sharing state identification method based on frequency spectrum and LSTM network |
-
1993
- 1993-03-19 JP JP05919293A patent/JP3161139B2/en not_active Expired - Fee Related
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101335491B (en) * | 2007-06-27 | 2013-04-10 | 通用电气公司 | Cross current control for power converter system |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH06276750A (en) | 1994-09-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5600548A (en) | DC content control for an inverter | |
| DE102008026544A1 (en) | Control of two motors with a single processor | |
| US20060192520A1 (en) | Cancellation of dead time effects for reducing common mode voltages | |
| DE102005007553A1 (en) | Control device, dual-chip converters and single-chip converters for AC motors | |
| EP0293869B1 (en) | Power conversion system | |
| DE112020000503T5 (en) | Power conversion device | |
| DE2151589A1 (en) | Variable-speed, multi-phase AC motor drive | |
| DE102009000616A1 (en) | Redundant discharge of a DC bus for an electric motor system | |
| JP3112584B2 (en) | Inverter high-efficiency operation device | |
| DE10221617A1 (en) | Resonant inverter control system | |
| JP3161139B2 (en) | Inverter control method | |
| DE10153738A1 (en) | Rectifier circuit for converting an n-phase AC voltage into a DC voltage has n bi-directional switching circuits with each switching circuit containing a parallel connection made up of two serial connections. | |
| DE3521082A1 (en) | INVERTER AND METHOD FOR ITS OPERATION | |
| WO2003041256A2 (en) | Converter and method for determination of a current sinor | |
| DE102020002220A1 (en) | Converter circuit, energy conversion system and motor drive device | |
| DE10228988A1 (en) | Resonant switching converter | |
| EP4106498A1 (en) | High-frequency power supply device and output control method therefor | |
| JP3351631B2 (en) | Electric car control device | |
| CN110739693B (en) | Control method, device and equipment of single-phase half-bridge active filter | |
| JPS61244275A (en) | Pwm control voltage type inverter | |
| JP2005102423A (en) | Parallel inverter arrangement | |
| JP2000166242A (en) | Direct-current power supply | |
| DE2247867C3 (en) | Circuit arrangement for speed control of an AC motor | |
| JPS6132914B2 (en) | ||
| JP2779743B2 (en) | Power conversion controller filter |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20080223 Year of fee payment: 7 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090223 Year of fee payment: 8 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100223 Year of fee payment: 9 |
|
| LAPS | Cancellation because of no payment of annual fees |