JP3032340B2 - プロセッサのデータメモリ用アドレスジェネレータ - Google Patents
プロセッサのデータメモリ用アドレスジェネレータInfo
- Publication number
- JP3032340B2 JP3032340B2 JP3239936A JP23993691A JP3032340B2 JP 3032340 B2 JP3032340 B2 JP 3032340B2 JP 3239936 A JP3239936 A JP 3239936A JP 23993691 A JP23993691 A JP 23993691A JP 3032340 B2 JP3032340 B2 JP 3032340B2
- Authority
- JP
- Japan
- Prior art keywords
- address
- data
- bits
- instruction
- address generator
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000000034 method Methods 0.000 claims description 11
- 239000013256 coordination polymer Substances 0.000 description 12
- 238000010586 diagram Methods 0.000 description 2
- 230000004044 response Effects 0.000 description 2
- 238000005984 hydrogenation reaction Methods 0.000 description 1
- 230000008520 organization Effects 0.000 description 1
- 238000010187 selection method Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes
- G06F9/342—Extension of operand address space
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes
- G06F9/355—Indexed addressing
- G06F9/3552—Indexed addressing using wraparound, e.g. modulo or circular addressing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3877—Concurrent instruction execution, e.g. pipeline or look ahead using a slave processor, e.g. coprocessor
- G06F9/3879—Concurrent instruction execution, e.g. pipeline or look ahead using a slave processor, e.g. coprocessor for non-native instruction execution, e.g. executing a command; for Java instruction set
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Executing Machine-Instructions (AREA)
- Memory System (AREA)
- Fluid-Driven Valves (AREA)
- Storage Device Security (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR9011560A FR2666916A1 (fr) | 1990-09-19 | 1990-09-19 | Vanne regulatrice de debit. |
FR9011560 | 1990-09-19 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH04283834A JPH04283834A (ja) | 1992-10-08 |
JP3032340B2 true JP3032340B2 (ja) | 2000-04-17 |
Family
ID=9400448
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3239936A Expired - Lifetime JP3032340B2 (ja) | 1990-09-19 | 1991-09-19 | プロセッサのデータメモリ用アドレスジェネレータ |
Country Status (5)
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5479626A (en) * | 1993-07-26 | 1995-12-26 | Rockwell International Corporation | Signal processor contexts with elemental and reserved group addressing |
US5712999A (en) * | 1993-11-30 | 1998-01-27 | Texas Instruments | Address generator employing selective merge of two independent addresses |
JPH07253922A (ja) * | 1994-03-14 | 1995-10-03 | Texas Instr Japan Ltd | アドレス生成回路 |
US6055619A (en) * | 1997-02-07 | 2000-04-25 | Cirrus Logic, Inc. | Circuits, system, and methods for processing multiple data streams |
US6259957B1 (en) | 1997-04-04 | 2001-07-10 | Cirrus Logic, Inc. | Circuits and methods for implementing audio Codecs and systems using the same |
JP4115576B2 (ja) * | 1998-03-04 | 2008-07-09 | 富士通株式会社 | マルチプロセッサシステム |
US6463081B1 (en) * | 1998-04-07 | 2002-10-08 | United Microelectronics Corp. | Method and apparatus for fast rotation |
US6782447B2 (en) | 1999-12-17 | 2004-08-24 | Koninklijke Philips Electronics N.V. | Circular address register |
US7114023B2 (en) * | 2003-08-29 | 2006-09-26 | Intel Corporation | Non-sequential access pattern based address generator |
GB2484458A (en) | 2010-10-04 | 2012-04-18 | Thorn Security | Commissioning detector units of an alarm system by means of a remote infrared based communication tool |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4202035A (en) * | 1977-11-25 | 1980-05-06 | Mcdonnell Douglas Corporation | Modulo addressing apparatus for use in a microprocessor |
DE2849382C2 (de) * | 1978-11-14 | 1984-04-12 | Raytheon Co., 02173 Lexington, Mass. | Adressiervorrichtung für eine elektrische Recheneinrichtung |
US4521858A (en) * | 1980-05-20 | 1985-06-04 | Technology Marketing, Inc. | Flexible addressing and sequencing system for operand memory and control store using dedicated micro-address registers loaded solely from alu |
US4935867A (en) * | 1986-03-04 | 1990-06-19 | Advanced Micro Devices, Inc. | Signal processor memory management unit with indirect addressing using selectable offsets and modulo values for indexed address calculations |
US4833602A (en) * | 1987-06-29 | 1989-05-23 | International Business Machines Corporation | Signal generator using modulo means |
US5032986A (en) * | 1987-07-28 | 1991-07-16 | Texas Instruments Incorporated | Data processing device with parallel circular addressing hardware |
US4908748A (en) * | 1987-07-28 | 1990-03-13 | Texas Instruments Incorporated | Data processing device with parallel circular addressing hardware |
-
1990
- 1990-09-19 FR FR9011560A patent/FR2666916A1/fr active Granted
-
1991
- 1991-09-17 CA CA002051559A patent/CA2051559C/fr not_active Expired - Fee Related
- 1991-09-17 EP EP19910115761 patent/EP0476592A3/fr not_active Withdrawn
- 1991-09-19 US US07/762,821 patent/US5355462A/en not_active Expired - Fee Related
- 1991-09-19 JP JP3239936A patent/JP3032340B2/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
CA2051559A1 (fr) | 1992-03-20 |
CA2051559C (fr) | 2000-08-22 |
EP0476592A2 (fr) | 1992-03-25 |
FR2666916A1 (fr) | 1992-03-20 |
FR2666916B1 (US20100056889A1-20100304-C00004.png) | 1994-08-19 |
US5355462A (en) | 1994-10-11 |
EP0476592A3 (en) | 1992-08-05 |
JPH04283834A (ja) | 1992-10-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4097920A (en) | Hardware control for repeating program loops in electronic computers | |
US4038643A (en) | Microprogramming control system | |
US4722068A (en) | Double precision multiplier | |
US3760369A (en) | Distributed microprogram control in an information handling system | |
KR950012256A (ko) | 벡터 데이타 처리용 컴퓨터 시스템 및 그 방법 | |
JP3032340B2 (ja) | プロセッサのデータメモリ用アドレスジェネレータ | |
JPS60140463A (ja) | 集積化データ処理装置 | |
US3325785A (en) | Efficient utilization of control storage and access controls therefor | |
JPH053032B2 (US20100056889A1-20100304-C00004.png) | ||
US4757444A (en) | Vector processor capable of performing iterative processing | |
EP0173040B1 (en) | Vector processing system | |
US4128872A (en) | High speed data shifter array | |
US6047364A (en) | True modulo addressing generator | |
EP0180157A2 (en) | Information processing unit | |
US5602767A (en) | Galois field polynomial multiply/divide circuit and a digital signal processor incorporating same | |
US4849926A (en) | Data processing circuit for calculating either a total sum or a total product of a series of data at a high speed | |
US20030182343A1 (en) | Fast multiplication circuits | |
EP0936537B1 (en) | Cyclic redundancy check in a computer system | |
US5065353A (en) | Adder control method and adder control circuit | |
US6363469B1 (en) | Address generation apparatus | |
US5134694A (en) | Method and device for the processing of address words | |
JP2582444B2 (ja) | ×2▲上n▼演算回路 | |
EP0107447B1 (en) | Computer data distributor | |
JP3078138B2 (ja) | 可変長コード生成装置 | |
JPH0731635B2 (ja) | 情報処理装置 |