JP2978358B2 - Electrode plate for etching - Google Patents

Electrode plate for etching

Info

Publication number
JP2978358B2
JP2978358B2 JP5089506A JP8950693A JP2978358B2 JP 2978358 B2 JP2978358 B2 JP 2978358B2 JP 5089506 A JP5089506 A JP 5089506A JP 8950693 A JP8950693 A JP 8950693A JP 2978358 B2 JP2978358 B2 JP 2978358B2
Authority
JP
Japan
Prior art keywords
electrode plate
etching
disk portion
holes
ring portion
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP5089506A
Other languages
Japanese (ja)
Other versions
JPH06283469A (en
Inventor
章人 池田
一郎 田中
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Coorstek KK
Original Assignee
Toshiba Ceramics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Ceramics Co Ltd filed Critical Toshiba Ceramics Co Ltd
Priority to JP5089506A priority Critical patent/JP2978358B2/en
Publication of JPH06283469A publication Critical patent/JPH06283469A/en
Application granted granted Critical
Publication of JP2978358B2 publication Critical patent/JP2978358B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【産業上の利用分野】この発明は、シリコンウエハのエ
ッチング処理に用いられるリアクティブイオンエッチン
グ(RIE)のようなエッチング用の電極板に関するも
のである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an electrode plate for etching such as reactive ion etching (RIE) used for etching a silicon wafer.

【0002】[0002]

【従来の技術】従来、RIE用電極板(カソードプレー
ト)としては、ガラス状カーボン材等のカーボン材や単
結晶シリコン材が用いられている。
2. Description of the Related Art Conventionally, as an RIE electrode plate (cathode plate), a carbon material such as a glassy carbon material or a single crystal silicon material has been used.

【0003】ガラス状カーボン材料は、一般の炭素材料
と同様に軽量高強度であって、耐熱性や電気伝導度及び
熱伝導度が高く、耐蝕性も大きい等優れた特性を有して
いる。このため、半導体ウエハのエッチング工程におい
て電極板として広く利用されてきた。
[0003] The glassy carbon material has excellent characteristics such as light weight and high strength, high heat resistance, high electrical and thermal conductivity, and high corrosion resistance, similarly to a general carbon material. Therefore, it has been widely used as an electrode plate in a semiconductor wafer etching process.

【0004】しかし、ガラス状カーボン材料には多少の
発塵性があり、エッチングの条件によっては装置内が汚
染されその結果半導体ウエハの諸特性が劣化してしまう
ことがあった。この場合には当然半導体ウエハの歩留も
低下してしまう。
However, the glassy carbon material has some dusting properties, and depending on etching conditions, the inside of the apparatus may be contaminated, resulting in deterioration of various characteristics of the semiconductor wafer. In this case, the yield of the semiconductor wafer naturally decreases.

【0005】そこで、近年は発塵汚染の少ない単結晶シ
リコン材料がエッチング用電極板としてより多く用いら
れるようになってきた。
Therefore, in recent years, single-crystal silicon materials with little dust contamination have been increasingly used as electrode plates for etching.

【0006】[0006]

【発明が解決しようとする課題】単結晶シリコン材はシ
リコンインゴットを引上げることによって得られる。そ
して、エッチング用電極板は、円柱状のインゴットを板
状にスライスすることによって製造される。
The single crystal silicon material is obtained by pulling a silicon ingot. The electrode plate for etching is manufactured by slicing a cylindrical ingot into a plate shape.

【0007】従来のRIE用カソードプレートは、板状
にスライスした単結晶シリコンの外周付近に数個の取付
用止め穴を形成し、中央のシャワー部に多数の細かい貫
通孔を設けた形状になっている。シャワー部の径は8イ
ンチウエハ用の電極板では8インチ以上必要である。従
って、電極板の径は最低でも8インチ+数インチの大き
さが必要となる。
A conventional RIE cathode plate has a shape in which several mounting stopper holes are formed near the outer periphery of a single-crystal silicon sliced into a plate shape, and a large number of fine through holes are provided in a central shower portion. ing. The diameter of the shower section needs to be 8 inches or more for an electrode plate for an 8-inch wafer. Therefore, the diameter of the electrode plate needs to be at least 8 inches + several inches.

【0008】このように、8インチウエハ用の電極板の
直径は通常10〜12インチとなるが、一般に大径のシ
リコン単結晶インゴットの引上げは技術的に難しく、コ
スト高でもある。特に10〜12インチのインゴットは
非常に高価で入手が難しい。インゴットの径が大きくな
ると、その高さが小さくなって単一のインゴットからは
多数の電極板が得られなくなるが、これもコスト高の一
因である。
As described above, the diameter of an electrode plate for an 8-inch wafer is usually 10 to 12 inches. However, pulling a large-diameter silicon single crystal ingot is technically difficult and costly. In particular, ingots of 10 to 12 inches are very expensive and difficult to obtain. As the diameter of the ingot increases, the height of the ingot decreases, and a large number of electrode plates cannot be obtained from a single ingot. This also contributes to an increase in cost.

【0009】近年の半導体分野においてはウエハの大口
径化が進み8インチウエハの需要が増加する傾向にあ
る。このため、安価な8インチウエハ用電極板の提供が
切望されている。
In recent years, in the field of semiconductors, the diameter of wafers has been increasing and the demand for 8-inch wafers has been increasing. For this reason, it is desired to provide an inexpensive 8-inch wafer electrode plate.

【0010】本発明は前述のような従来技術の問題点を
解消し、発塵汚染の恐れがなく高性能で安価なリアクテ
ィブイオンエッチングのようなエッチング用の電極板を
提供することを目的としている。
SUMMARY OF THE INVENTION An object of the present invention is to solve the above-mentioned problems of the prior art and to provide an electrode plate for etching such as reactive ion etching which is inexpensive and high performance without fear of dust contamination. I have.

【0011】[0011]

【課題を解決するための手段】この発明は、単結晶シリ
コンからなり多数の細かい貫通孔を有する円板部と、円
板部の外側に配置され取付用の穴を有するリング部から
なり、円板部とリング部がシリコンによって一体的にか
つ導電的に接合されていることを特徴とするリアクティ
ブイオンエッチング用電極板を要旨としている。
SUMMARY OF THE INVENTION The present invention comprises a circular disk portion made of single crystal silicon and having a large number of fine through holes, and a ring portion disposed outside the disk portion and having a mounting hole. The gist of the present invention is an electrode plate for reactive ion etching, wherein the plate portion and the ring portion are integrally and conductively joined by silicon.

【0012】[0012]

【実施例】以下、図面を参照して本発明の実施例を説明
する。図1は本発明によるリアクティブイオンエッチン
グ(RIE)用電極板の一例を示す断面図、図2はその
上面図である。
Embodiments of the present invention will be described below with reference to the drawings. FIG. 1 is a sectional view showing an example of an electrode plate for reactive ion etching (RIE) according to the present invention, and FIG. 2 is a top view thereof.

【0013】RIE用カソードプレート10は全体的に
円板形状になっていて、中央の円板部11とその外側に
配置されたリング部12から構成されている。
The RIE cathode plate 10 is generally disk-shaped, and comprises a central disk portion 11 and a ring portion 12 disposed outside the disk portion.

【0014】円板部11は単結晶シリコンからなり、円
板部全体には多数の小さな貫通孔13が密に形成されて
いる。その領域がシャワー部となる。ただし、図1から
図5では一部分の貫通孔のみが強調して示されている。
また、リング部12はポリ(多結晶)シリコンから成
る。
The disk portion 11 is made of single crystal silicon, and a large number of small through holes 13 are densely formed in the entire disk portion. The area becomes a shower section. However, in FIGS. 1 to 5, only a part of the through-hole is shown in an emphasized manner.
The ring portion 12 is made of poly (polycrystalline) silicon.

【0015】貫通孔13は、エッチングガスを均一に流
してウエハを均一にエッチングする作用を行う。貫通孔
13は上下左右にわたって一定間隔毎に配置されている
が、バランス良くアトランダムに配置してもよい。貫通
孔13の配置密度は約2〜15個/cm2 にするのが好
ましい。従って、円板部11の径が8インチの場合に
は、約500〜3000個の貫通孔が形成される。各貫
通孔の直径は0.5〜0.8mmに設定するのが好まし
い。貫通孔をこのように形成することによって、良好な
エッチングが可能となるのである。
The through holes 13 serve to uniformly flow the etching gas to uniformly etch the wafer. The through-holes 13 are arranged at regular intervals over the top, bottom, left, and right, but may be arranged at random with good balance. It is preferable that the arrangement density of the through holes 13 is about 2 to 15 holes / cm 2 . Therefore, when the diameter of the disk portion 11 is 8 inches, about 500 to 3000 through holes are formed. The diameter of each through hole is preferably set to 0.5 to 0.8 mm. By forming the through holes in this way, good etching can be performed.

【0016】円板部11の外径は、8インチウエハ用電
極板の場合には8インチか又は8インチよりわずかに大
きい程度で充分である。すなわち200〜220mm程
度に設定できる。
In the case of an electrode plate for an 8-inch wafer, it is sufficient that the outer diameter of the disk portion 11 is 8 inches or slightly larger than 8 inches. That is, it can be set to about 200 to 220 mm.

【0017】また、円板部11の厚みは、例えば2〜6
mmに設定できる。肉厚をこのように設定することによ
って、充分な機械的強度が得られ、また貫通孔の加工性
も確保される。
The thickness of the disk portion 11 is, for example, 2-6.
mm. By setting the wall thickness in this manner, sufficient mechanical strength is obtained, and workability of the through hole is also ensured.

【0018】円板部11の周りにはリング部12がシリ
コンによって一体的にかつ導電的に接合されている。円
板部11の外周とリング部12の内周はテーパ状になっ
ている。両者のテーパ面は、機械的・熱的・化学的方法
で結合することができるが、いずれにせよ電極板として
充分に機能するように電気的に接続することが重要であ
る。
A ring portion 12 is integrally and conductively joined around the disk portion 11 with silicon. The outer periphery of the disk portion 11 and the inner periphery of the ring portion 12 are tapered. The two tapered surfaces can be combined by a mechanical, thermal, or chemical method, but in any case, it is important to electrically connect them so as to function sufficiently as an electrode plate.

【0019】この実施例では、円板部11外周のテーパ
面とリング部12内周のテーパ面は、Si粉末を反応焼
結させることによって形成した導伝性Si層によって導
電的に接着されている。
In this embodiment, the tapered surface on the outer periphery of the disk portion 11 and the tapered surface on the inner periphery of the ring portion 12 are conductively bonded by a conductive Si layer formed by reacting and sintering Si powder. I have.

【0020】円板部11への多数の小さな貫通孔13の
形成はリング部12との接合前でもよく、また接合後で
もよい。
The formation of a large number of small through holes 13 in the disk portion 11 may be performed before or after the connection with the ring portion 12.

【0021】貫通孔13の形成を一度で行う場合には、
接合後に行うことが好ましい。これにより優れた寸法精
度が得られる。
When the through hole 13 is formed at one time,
It is preferably performed after the joining. Thereby, excellent dimensional accuracy is obtained.

【0022】リング部12の外径は10〜12インチに
設定できる。リング部12はポリ(多結晶)シリコンや
ガラス状カーボンで構成することができる。
The outer diameter of the ring portion 12 can be set to 10 to 12 inches. The ring portion 12 can be made of poly (polycrystalline) silicon or glassy carbon.

【0023】リング部12には4個の大きな穴14が形
成されている。この穴14はRIE装置への取付けを目
的としたもので、小径部と大径部をもつ2段形状になっ
ている。
The ring portion 12 has four large holes 14 formed therein. The hole 14 is intended to be attached to the RIE apparatus, and has a two-stage shape having a small diameter portion and a large diameter portion.

【0024】次に、図3を参照して図1のRIE用カソ
ードプレートの製造方法を説明する。図3は、図1のR
IE用カソードプレートの組立図である。
Next, a method of manufacturing the RIE cathode plate of FIG. 1 will be described with reference to FIG. FIG.
It is an assembly drawing of a cathode plate for IE.

【0025】円板部11は、8インチのシリコン単結晶
インゴット材から製造する。すなわち、インゴット材を
スライスして得た円板に多数の貫通孔13を形成し、外
周面をテーパ形に加工するのである。なお、8インチイ
ンゴット材は、10〜12インチの大口径インゴット材
にくらべて入手が容易であり安価である。従って、本発
明のカソードプレートは5〜6インチウエハのプロセス
用としても有効であるが、特に8インチ用カソードプレ
ートの場合にコストダウン効果が非常に大きくなる。
The disk portion 11 is manufactured from an 8-inch silicon single crystal ingot material. That is, a large number of through holes 13 are formed in a disk obtained by slicing an ingot material, and the outer peripheral surface is processed into a tapered shape. The 8-inch ingot material is easier to obtain and less expensive than the large-diameter ingot material of 10 to 12 inches. Therefore, the cathode plate of the present invention is also effective for processing a 5 to 6 inch wafer, but the cost reduction effect becomes extremely large particularly in the case of an 8 inch cathode plate.

【0026】リング部12は、ポリシリコンのプレート
やガラス状カーボンで形成する。ガラス状カーボンで構
成する場合には、例えば、原料を所定形状に成形して硬
化させ、これを焼成した後、最後に純化処理することに
よって形成する。その際、ガラス状カーボンからなるリ
ング部12の不純物含有量は、3ppm以下に抑制す
る。
The ring portion 12 is formed of a polysilicon plate or glassy carbon. When it is made of glassy carbon, for example, it is formed by shaping a raw material into a predetermined shape, curing it, firing it, and finally purifying it. At this time, the impurity content of the ring portion 12 made of glassy carbon is suppressed to 3 ppm or less.

【0027】円板部11とリング12をはめ合わせた
後、炉内に配置し、四塩化珪素と水素を流すことにより
表面にSiをコートする。これにより円板部11とリン
グ部12は、実質的に接合される。尚、この場合には、
あらかじめ円板部11に形成される多数の小さな貫通孔
13の各々の径はSi膜の分だけあらかじめ大きくして
おくことが好ましい。もしくは、リング部の外周部を除
き多数の貫通孔部のみマスキングしSiをコートしても
よい。
After the disk portion 11 and the ring 12 are fitted together, they are placed in a furnace, and the surface is coated with Si by flowing silicon tetrachloride and hydrogen. Thereby, the disk part 11 and the ring part 12 are substantially joined. In this case,
It is preferable that the diameter of each of a large number of small through holes 13 formed in advance in the disk portion 11 is previously increased by the amount of the Si film. Alternatively, the mask may be coated with Si by masking only a large number of through-holes except for the outer periphery of the ring.

【0028】図4は、上記実施例に基づき、円板部11
及びリング部12の表面をSiコートしたRIE用カソ
ードプレートを示すものである。
FIG. 4 shows the disk portion 11 based on the above embodiment.
3 shows a RIE cathode plate in which the surface of a ring portion 12 is coated with Si.

【0029】また、この貫通孔13の形成は上記の如く
円板部11とリング部12の接合前でもよいが接合後で
もよい。貫通孔13の優れた寸法精度を得るためには接
合後が好ましい。
The formation of the through-hole 13 may be performed before or after the joining of the disk portion 11 and the ring portion 12 as described above. In order to obtain excellent dimensional accuracy of the through-hole 13, it is preferable that the through-hole 13 is joined.

【0030】次に図5,6を参照して本発明の他の実施
例を簡単に説明する。
Next, another embodiment of the present invention will be briefly described with reference to FIGS.

【0031】図5のRIE用カソードプレート20は、
円板部21の外周及びリング部22の内周がそれぞれ対
になるかぎ形(段付形状)になっている。他の構成は図
1〜4の実施例と同様である。
The RIE cathode plate 20 shown in FIG.
The outer periphery of the disk portion 21 and the inner periphery of the ring portion 22 are paired with each other in a key shape (stepped shape). Other configurations are the same as those of the embodiment of FIGS.

【0032】図6の実施例では、円板部31とリング部
32の境界がストレートタイプになっている。この場
合、円板部31とリング部32の接合は図3の実施例と
同様に導電的に接合することによって行う。
In the embodiment shown in FIG. 6, the boundary between the disk portion 31 and the ring portion 32 is of a straight type. In this case, the joining of the disk portion 31 and the ring portion 32 is performed by conductive joining as in the embodiment of FIG.

【0033】[0033]

【発明の効果】本発明のエッチング用電極板は、単結晶
シリコンからなり多数の細かい貫通孔を有する円板部
と、円板部の外側に配置され取付用の穴を有するリング
部からなり、円板部とリング部をシリコンによって一体
的にかつ導電的に接合したので、発塵汚染の恐れがな
く、しかも低コストで製造することができる。
The etching electrode plate of the present invention comprises a disk portion made of single crystal silicon and having a large number of fine through holes, and a ring portion disposed outside the disk portion and having a mounting hole, Since the disk portion and the ring portion are integrally and conductively joined by silicon, there is no risk of dust and contamination, and the device can be manufactured at low cost.

【0034】なお、本発明は前述の実施例に限定されな
い。例えば環状のリング部は一体である必要はなく、素
材取りの面から分割構造であってよい。また、本発明の
電極板はエッチング処理全搬に適用可能である。
The present invention is not limited to the above embodiment. For example, the annular ring portion does not need to be integral, and may have a divided structure in terms of material removal. Further, the electrode plate of the present invention can be applied to the entire etching process.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明によるRIE用電極板の実施例を示す断
面図。
FIG. 1 is a sectional view showing an embodiment of an electrode plate for RIE according to the present invention.

【図2】図2の上面図。FIG. 2 is a top view of FIG. 2;

【図3】図1の組立図。FIG. 3 is an assembly view of FIG. 1;

【図4】本発明の他の実施例を示す断面図。FIG. 4 is a sectional view showing another embodiment of the present invention.

【図5】本発明のさらに他の実施例を示す断面図。FIG. 5 is a sectional view showing still another embodiment of the present invention.

【図6】本発明のさらに別の実施例を示す断面図。FIG. 6 is a sectional view showing still another embodiment of the present invention.

【符号の説明】[Explanation of symbols]

10,20,30 RIE用カソードプレート 11,21,31 円板部 12,22,32 リング部 13,23,33 貫通孔 14,24,34 取付用の穴 10, 20, 30 RIE cathode plate 11, 21, 31 Disk portion 12, 22, 32 Ring portion 13, 23, 33 Through hole 14, 24, 34 Mounting hole

───────────────────────────────────────────────────── フロントページの続き (58)調査した分野(Int.Cl.6,DB名) H01L 21/3065 C23F 4/00 ──────────────────────────────────────────────────続 き Continued on front page (58) Field surveyed (Int.Cl. 6 , DB name) H01L 21/3065 C23F 4/00

Claims (1)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】 単結晶シリコンからなり多数の細かい貫
通孔(13,23,33)を有する円板部(11,2
1,31)と、円板部(11,21,31)の外側に配
置され取付用の穴(14,24,34)を有するリング
部(12,22,32)からなり、円板部(11,2
1,31)とリング部(12,22,32)がシリコン
によって一体的にかつ導電的に接合されていることを特
徴とするエッチング用電極板。
A disk portion (11, 12) made of single crystal silicon and having a large number of fine through holes (13, 23, 33).
1, 31) and a ring portion (12, 22, 32) disposed outside the disk portion (11, 21, 31) and having a mounting hole (14, 24, 34). 11,2
1, 31) and the ring part (12, 22, 32) are silicon
An electrode plate for etching characterized in that the electrode plate is integrally and conductively joined by the above.
JP5089506A 1993-03-25 1993-03-25 Electrode plate for etching Expired - Fee Related JP2978358B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5089506A JP2978358B2 (en) 1993-03-25 1993-03-25 Electrode plate for etching

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5089506A JP2978358B2 (en) 1993-03-25 1993-03-25 Electrode plate for etching

Publications (2)

Publication Number Publication Date
JPH06283469A JPH06283469A (en) 1994-10-07
JP2978358B2 true JP2978358B2 (en) 1999-11-15

Family

ID=13972674

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5089506A Expired - Fee Related JP2978358B2 (en) 1993-03-25 1993-03-25 Electrode plate for etching

Country Status (1)

Country Link
JP (1) JP2978358B2 (en)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001338915A (en) * 2000-05-30 2001-12-07 Shin Etsu Chem Co Ltd Silicon part
US8789493B2 (en) 2006-02-13 2014-07-29 Lam Research Corporation Sealed elastomer bonded Si electrodes and the like for reduced particle contamination in dielectric etch
JP4849247B2 (en) * 2006-12-22 2012-01-11 三菱マテリアル株式会社 Composite silicon electrode with small in-plane variation of specific resistance value and manufacturing method thereof
JP2009026908A (en) * 2007-07-19 2009-02-05 Mitsubishi Materials Corp Truncated silicon electrode plate for plasma etching and shield ring
WO2010004863A1 (en) * 2008-07-10 2010-01-14 日鉱金属株式会社 Hybrid silicon wafer and method for manufacturing same
KR101382918B1 (en) * 2009-11-06 2014-04-08 제이엑스 닛코 닛세키 킨조쿠 가부시키가이샤 Hybrid silicon wafer
EP2497849A4 (en) * 2009-11-06 2014-08-06 Jx Nippon Mining & Metals Corp Hybrid silicon wafer

Also Published As

Publication number Publication date
JPH06283469A (en) 1994-10-07

Similar Documents

Publication Publication Date Title
US5665260A (en) Ceramic electrostatic chuck with built-in heater
EP0969694B1 (en) Pressure transducer and manufacturing method thereof
US6110285A (en) Vertical wafer boat
CN1259205A (en) Circuit board and detector, and method for manufacturing the same
JP2978358B2 (en) Electrode plate for etching
GB2136204A (en) A method of fabricating especially etching a diaphragm in a semiconductor device
US3746587A (en) Method of making semiconductor diodes
US3908187A (en) High voltage power transistor and method for making
JPH05503812A (en) Semiconductor device and its manufacturing method
US4238762A (en) Electrically isolated semiconductor devices on common crystalline substrate
JP2002033284A (en) Wafer holder for vertical cvd
JP4849247B2 (en) Composite silicon electrode with small in-plane variation of specific resistance value and manufacturing method thereof
JPH11284204A (en) Semiconductor type pressure sensor and manufacture thereof
JP5088483B2 (en) Composite silicon ring for plasma etching equipment to support wafer
EP0418737B1 (en) Method of manufacturing a semiconductor substrate dielectric isolating structure
JP2925312B2 (en) Semiconductor substrate manufacturing method
SE519628C2 (en) Manufacturing process for semiconductor component with deposition of selectively designed material, which is impervious to dopions
TW201732907A (en) Method for producing semiconductor device
JP3488804B2 (en) CVD apparatus and susceptor for CVD apparatus
US3477885A (en) Method for producing a structure composed of mutually insulated semiconductor regions for integrated circuits
JPH04302432A (en) Semiconductor wafer substrate
JP4045591B2 (en) Electrode plate for plasma etching
US3626588A (en) Silicon resistor
JP2000040833A (en) Production method of semiconductor device
JP2004221266A (en) Ring component for semiconductor equipment

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080910

Year of fee payment: 9

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080910

Year of fee payment: 9

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080910

Year of fee payment: 9

R371 Transfer withdrawn

Free format text: JAPANESE INTERMEDIATE CODE: R371

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080910

Year of fee payment: 9

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080910

Year of fee payment: 9

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090910

Year of fee payment: 10

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090910

Year of fee payment: 10

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100910

Year of fee payment: 11

LAPS Cancellation because of no payment of annual fees