JP2903856B2 - Preamplifier for optical reception - Google Patents

Preamplifier for optical reception

Info

Publication number
JP2903856B2
JP2903856B2 JP4100075A JP10007592A JP2903856B2 JP 2903856 B2 JP2903856 B2 JP 2903856B2 JP 4100075 A JP4100075 A JP 4100075A JP 10007592 A JP10007592 A JP 10007592A JP 2903856 B2 JP2903856 B2 JP 2903856B2
Authority
JP
Japan
Prior art keywords
resistor
fet
source
preamplifier
gate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP4100075A
Other languages
Japanese (ja)
Other versions
JPH0645854A (en
Inventor
一雄 小嶋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP4100075A priority Critical patent/JP2903856B2/en
Publication of JPH0645854A publication Critical patent/JPH0645854A/en
Application granted granted Critical
Publication of JP2903856B2 publication Critical patent/JP2903856B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Tone Control, Compression And Expansion, Limiting Amplitude (AREA)
  • Control Of Amplification And Gain Control (AREA)
  • Amplifiers (AREA)

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【産業上の利用分野】本発明は光通信の光受信用前置増
幅器に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a preamplifier for receiving light in optical communication.

【0002】[0002]

【従来の技術】従来、この種の光受信用前置増幅器とし
ては図2に示すものがある。図2は従来例の回路図であ
る。本図において、2個のFET1,4とコンデンサ3
と抵抗器13,5,6,8とバイアス用電源7とから本
増幅器は構成されている。1段目のFET1はソース接
地型で2段目のFET4はソースフェロア型増幅回路と
なっており、2段目のFET4のゲートにバイアス電圧
を加えることにより2段目のFET4の動作点が決ま
り、2段目のFET4のソースと1段目のFET1のゲ
ート間に帰還抵抗器202を接続することにより、1段
目FET1の動作点も決まることになる。つまり、増幅
部の入出力端子間に抵抗帰還をかけたトランスインピー
ダンス型となっていて、本増幅器の入力端子V1に接続
される受光素子は電流源であり、出力端子V0には電圧
信号が出力されるので本増幅器は電流電圧交換器として
動作することになる。
2. Description of the Related Art Conventionally, there is an optical receiving preamplifier of this kind shown in FIG. FIG. 2 is a circuit diagram of a conventional example. In this figure, two FETs 1 and 4 and a capacitor 3
This amplifier is composed of the resistors 13, 5, 6, 8 and the bias power supply 7. The first-stage FET 1 is a source-grounded type, and the second-stage FET 4 is a source-floor-type amplifier. By applying a bias voltage to the gate of the second-stage FET 4, the operating point of the second-stage FET 4 is determined. By connecting the feedback resistor 202 between the source of the second-stage FET 4 and the gate of the first-stage FET 1, the operating point of the first-stage FET 1 is also determined. That is, the amplifier is of a transimpedance type in which resistance feedback is applied between the input and output terminals of the amplifying unit. Therefore, the amplifier operates as a current-voltage switch.

【0003】[0003]

【発明が解決しようとする課題】光受信用増幅器の特性
として高感度を実現するためには、S/Nと利得の面か
ら帰還抵抗が大きいことが望ましいが、従来の増幅器に
おいて大きな帰還抵抗とすると、受光素子に流れる光電
流はその殆んどが帰還抵抗を流れるため、光電流の変化
が大きな帰還抵抗の両端電圧の変化となって現れる。こ
のことは、光電流が大きくなったとき1段目FETのゲ
ートバイアスを大きく変えてしまい、動作点の大きな変
化からドレイン電流が増大し、ドレイン−ソース間電圧
が低下し、出力信号を歪ませてしまい正常な出力が得ら
れないという問題がある。
In order to realize high sensitivity as a characteristic of the optical receiving amplifier, it is desirable that the feedback resistance is large in terms of S / N and gain. Then, since most of the photocurrent flowing through the light receiving element flows through the feedback resistor, a large change in the photocurrent appears as a change in the voltage across the feedback resistor. This means that when the photocurrent increases, the gate bias of the first-stage FET changes greatly, and the drain current increases due to a large change in the operating point, the drain-source voltage decreases, and the output signal is distorted. There is a problem that a normal output cannot be obtained.

【0004】[0004]

【課題を解決するための手段】本発明の光受信用前置増
幅器は、ゲートを入力端子に接続するソース接地の第1
のFETと、ゲートを前記第1のFETのドレイン側に
ソースを出力端子に接続するソースフロアの第2のFE
Tと、一端を前記第2のFETのソースに他端を前記第
1のFETのゲートに接続する帰還用の抵抗回路とで構
成するトランスインピーダンス型の光受信用前置増幅器
において、第1の抵抗器とこれと直列接続された第2の
抵抗器とから成る前記抵抗回路と、非反転入力を前記第
1のFETのドレインに反転入力を所定の基準電圧源に
また出力を前記第1の抵抗器と前記第2の抵抗器との接
続点にそれぞれ接続するオペアンプを備えている。
A preamplifier for optical reception according to the present invention comprises a first source grounded source having a gate connected to an input terminal .
And the gate is connected to the drain side of the first FET.
A second FE on the source floor connecting the source to the output terminal
Up of a T, a resistor circuit for a feedback connecting the other end one end to a source of the second FET to the gate of the prior SL first FET
In a transimpedance type optical receiving preamplifier to be formed, a resistance circuit including a first resistor and a second resistor connected in series with the first resistor, and a non-inverting input connected to a drain of the first FET. The inverting input to the specified reference voltage source
An operational amplifier is provided for connecting an output to a connection point between the first resistor and the second resistor.

【0005】[0005]

【実施例】次に本発明の一実施例について図面を参照し
て説明する。図1は本実施例の回路図である。図2の回
路にオペアンプ9が追加されており、この追加したオペ
アンプ9の非反転入力を1段目FET1のドレインに、
反転入力を基準電圧源10に、出力を抵抗器11と帰還
抵抗値を分割した抵抗器12とを介して接続することに
より、1段目FET1のドレイン電流を制御することが
できる。
Next, an embodiment of the present invention will be described with reference to the drawings. FIG. 1 is a circuit diagram of the present embodiment. Are added op amp 9 in the circuit of FIG. 2, the drain of the non-inverting input of the first stage FET1 of the added operating <br/> amplifier 9,
The drain current of the first-stage FET 1 can be controlled by connecting the inverting input to the reference voltage source 10 and connecting the output via the resistor 11 and the resistor 12 obtained by dividing the feedback resistance value.

【0006】即ち、入力端子V1からの入力信号が小さ
いときは従来の増幅器と同じように動作するが、入力信
号が大きくなると、帰還抵抗2の両端電圧が大きくな
り、1段目FET1のドレイン電流が大きくなろうとす
るが、オペアンプの作用により、抵抗器12の両端電
圧を下げるので、それにつれて1段目FET1のゲート
バイアスは下がるので、結果的に1段目FET1のドレ
イン電流の増加を抑えることができ、出力端子V0の出
力信号を正常に保つことができる。
That is, when the input signal from the input terminal V1 is small, the circuit operates in the same manner as the conventional amplifier. However, since the voltage between both ends of the resistor 12 is reduced by the operation of the operational amplifier 9 , the gate bias of the first-stage FET 1 is reduced accordingly, and as a result, the increase in the drain current of the first-stage FET 1 is suppressed. The output signal of the output terminal V0 can be kept normal.

【0007】[0007]

【発明の効果】以上説明したように本発明は、入力信号
が大きくなった時に、2段目FETのソースバイアスを
制御し1段目FETの動作点の移動を防止している。こ
のため出力信号の波形歪などの以上の発生を防ぐ効果が
ある。
As described above, according to the present invention, when the input signal becomes large, the source bias of the second-stage FET is controlled to prevent the operating point of the first-stage FET from shifting. This has the effect of preventing the above-described occurrence of waveform distortion of the output signal.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の一実施例の回路図である。FIG. 1 is a circuit diagram of one embodiment of the present invention.

【図2】従来例の回路図である。FIG. 2 is a circuit diagram of a conventional example.

【符号の説明】[Explanation of symbols]

1,4 FET 3 コンデンチ2,5,6,8,11,12 抵抗器7,10 基準電圧源9 オペアンプ 1,4 FET 3 Condensed 2,5,6,8,11,12 Resistor 7,10 Reference voltage source 9 Operational amplifier

フロントページの続き (58)調査した分野(Int.Cl.6,DB名) H03G 3/12 H03F 1/34 H03F 3/08 H03G 11/04 Continuation of the front page (58) Field surveyed (Int.Cl. 6 , DB name) H03G 3/12 H03F 1/34 H03F 3/08 H03G 11/04

Claims (1)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】 ゲートを入力端子に接続するソース接地
の第1のFETと、ゲートを前記第1のFETのドレイ
ン側にソースを出力端子に接続するソースフロアの第2
のFETと、一端を前記第2のFETのソースに他端を
記第1のFETのゲートに接続する帰還用の抵抗回路
とで構成するトランスインピーダンス型の光受信用前置
増幅器において、第1の抵抗器とこれと直列接続された
第2の抵抗器とから成る前記抵抗回路と、非反転入力を
前記第1のFETのドレインに反転入力を所定の基準電
圧源にまた出力を前記第1の抵抗器と前記第2の抵抗器
との接続点にそれぞれ接続するオペアンプを備えるこ
とを特徴とする光受信用前置増幅器。
1. A source-grounded first FET having a gate connected to an input terminal, and a gate connected to a drain of the first FET.
Connect the source to the output terminal on the second side of the source floor
And one end is connected to the source of the second FET and the other end is
Resistor for feedback to be connected to the gate of the prior SL first FET
In transimpedance optical receiver preamplifier constituting between, said resistor circuit comprising a first resistor and this series-connected <br/> second resistor, a non-inverting input < an operational amplifier for connecting an inverting input to a drain of the first FET to a predetermined reference voltage source and an output to a connection point between the first resistor and the second resistor, respectively. Characteristic preamplifier for optical reception.
JP4100075A 1992-04-21 1992-04-21 Preamplifier for optical reception Expired - Lifetime JP2903856B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4100075A JP2903856B2 (en) 1992-04-21 1992-04-21 Preamplifier for optical reception

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4100075A JP2903856B2 (en) 1992-04-21 1992-04-21 Preamplifier for optical reception

Publications (2)

Publication Number Publication Date
JPH0645854A JPH0645854A (en) 1994-02-18
JP2903856B2 true JP2903856B2 (en) 1999-06-14

Family

ID=14264334

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4100075A Expired - Lifetime JP2903856B2 (en) 1992-04-21 1992-04-21 Preamplifier for optical reception

Country Status (1)

Country Link
JP (1) JP2903856B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6895224B2 (en) * 2016-03-29 2021-06-30 株式会社エヌエフホールディングス Current amplification device for photoelectric conversion elements

Also Published As

Publication number Publication date
JPH0645854A (en) 1994-02-18

Similar Documents

Publication Publication Date Title
US5030925A (en) Transimpedance amplifier
EP0181146B1 (en) Transimpedance amplifier circuit
US4284959A (en) Folded-cascode amplifier arrangement with cascode load means
US5734300A (en) Optical receiver preamplifier dynamic range enhancing circuit and method
AU679791B2 (en) Transimpedance amplifier circuit with feedback and load resistor variable circuits
US5351012A (en) Low input resistance current-mode feedback operational amplifier input stage
US6879217B2 (en) Triode region MOSFET current source to bias a transimpedance amplifier
JPS6119173B2 (en)
US6326847B1 (en) High gain, high speed, rail-to-rail amplifier
US4284958A (en) Folded-cascode amplifier arrangement with current mirror amplifier
EP1119100B1 (en) Amplifiers
US5382919A (en) Wideband constant impedance amplifiers
JP2903856B2 (en) Preamplifier for optical reception
US4583052A (en) Amplifier having complete isolation of power sources
JPH08250942A (en) Trans-impedance amplifier circuit
US4714894A (en) Operational amplifier
US4586001A (en) Low voltage push-pull amplifier
US4853530A (en) Reverse biased photosensing semiconductor and op amp arrangement wherein the two load resistors of the operational amplifier unbalance the two transistors
JPH09232877A (en) Front end amplifier for optical communication
JPH0626287B2 (en) Amplifier
JP2869670B2 (en) Amplifier device
JP3217806B2 (en) Light detection circuit
JP3844544B2 (en) Optical receiver circuit
US4167708A (en) Transistor amplifier
US5334949A (en) Differential amplifiers

Legal Events

Date Code Title Description
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 19990223