JP2589609Y2 - インバータ入力装置の設定内容読取り回路 - Google Patents

インバータ入力装置の設定内容読取り回路

Info

Publication number
JP2589609Y2
JP2589609Y2 JP1987145954U JP14595487U JP2589609Y2 JP 2589609 Y2 JP2589609 Y2 JP 2589609Y2 JP 1987145954 U JP1987145954 U JP 1987145954U JP 14595487 U JP14595487 U JP 14595487U JP 2589609 Y2 JP2589609 Y2 JP 2589609Y2
Authority
JP
Japan
Prior art keywords
signal
scanning
input device
cpu
inverter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP1987145954U
Other languages
English (en)
Japanese (ja)
Other versions
JPS6450687U (cg-RX-API-DMAC10.html
Inventor
誠治 西山
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Electric Co Ltd
Original Assignee
Fuji Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Electric Co Ltd filed Critical Fuji Electric Co Ltd
Priority to JP1987145954U priority Critical patent/JP2589609Y2/ja
Publication of JPS6450687U publication Critical patent/JPS6450687U/ja
Application granted granted Critical
Publication of JP2589609Y2 publication Critical patent/JP2589609Y2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Input From Keyboards Or The Like (AREA)
JP1987145954U 1987-09-25 1987-09-25 インバータ入力装置の設定内容読取り回路 Expired - Lifetime JP2589609Y2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1987145954U JP2589609Y2 (ja) 1987-09-25 1987-09-25 インバータ入力装置の設定内容読取り回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1987145954U JP2589609Y2 (ja) 1987-09-25 1987-09-25 インバータ入力装置の設定内容読取り回路

Publications (2)

Publication Number Publication Date
JPS6450687U JPS6450687U (cg-RX-API-DMAC10.html) 1989-03-29
JP2589609Y2 true JP2589609Y2 (ja) 1999-02-03

Family

ID=31415000

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1987145954U Expired - Lifetime JP2589609Y2 (ja) 1987-09-25 1987-09-25 インバータ入力装置の設定内容読取り回路

Country Status (1)

Country Link
JP (1) JP2589609Y2 (cg-RX-API-DMAC10.html)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55131834A (en) * 1979-03-31 1980-10-14 Toshiba Corp Keyboard confirmation unit

Also Published As

Publication number Publication date
JPS6450687U (cg-RX-API-DMAC10.html) 1989-03-29

Similar Documents

Publication Publication Date Title
US4783785A (en) Method and apparatus for diagnosis of logical circuits
KR880008327A (ko) 내부 셀-리프레쉬 회로가 있는 모조-정적 메모리 장치
EP0503120B1 (en) Recorder using a line thermal head
DE69420151T2 (de) Steuervorrichtung eines Analog-Digital-Umsetzers für eine Brennkraftmaschine
JP2589609Y2 (ja) インバータ入力装置の設定内容読取り回路
DE69622138T2 (de) Mit einer Spaltenadressierungsschaltung ausgestattete Halbleiterspeicherschaltung mit Schieberegister
DE3751693T2 (de) Speicherzugriffsteuerung
US4688193A (en) Bit processing utilizing a row and column ladder sequence
US5093582A (en) Pulse-width modulation waveform generator
US6400613B1 (en) Positive write masking method and apparatus
US4019146A (en) Circuit arrangement for storing an electrical analog signal
KR850002530A (ko) 신호 전송장치
JPS6142355B2 (cg-RX-API-DMAC10.html)
SU1522389A1 (ru) Устройство дл контрол последовательности импульсов
SU1015503A2 (ru) Адаптивное устройство дл обучени радиотелеграфистов
JPS56137977A (en) Thermal recording device
JPS6273171A (ja) 論理波形生成回路
SU1252808A1 (ru) Автоматизированный класс дл контрол знаний обучаемых
SU1012317A1 (ru) Устройство дл контрол знаний обучаемых
JPS6142804B2 (cg-RX-API-DMAC10.html)
JPS5762413A (en) Programable control system
ATE97528T1 (de) Schaltungsanordnung zum uebertragen von datensignalen.
SU1184077A1 (ru) Многоканальный формирователь серий импульсов
RU1777149C (ru) Устройство дл моделировани процесса передачи информации
SU902240A1 (ru) Селектор импульсов по длительности