JP2025514088A5 - - Google Patents

Info

Publication number
JP2025514088A5
JP2025514088A5 JP2024562065A JP2024562065A JP2025514088A5 JP 2025514088 A5 JP2025514088 A5 JP 2025514088A5 JP 2024562065 A JP2024562065 A JP 2024562065A JP 2024562065 A JP2024562065 A JP 2024562065A JP 2025514088 A5 JP2025514088 A5 JP 2025514088A5
Authority
JP
Japan
Prior art keywords
matrix
processor
processing
processing elements
convolution
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2024562065A
Other languages
English (en)
Japanese (ja)
Other versions
JP2025514088A (ja
Filing date
Publication date
Application filed filed Critical
Priority claimed from PCT/US2023/020213 external-priority patent/WO2023212203A1/en
Publication of JP2025514088A publication Critical patent/JP2025514088A/ja
Publication of JP2025514088A5 publication Critical patent/JP2025514088A5/ja
Pending legal-status Critical Current

Links

JP2024562065A 2022-04-29 2023-04-27 処理要素のアレイを含む畳み込みエンジンを使用して実行される行列乗算 Pending JP2025514088A (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US202263336586P 2022-04-29 2022-04-29
US63/336,586 2022-04-29
PCT/US2023/020213 WO2023212203A1 (en) 2022-04-29 2023-04-27 Matrix multiplication performed using convolution engine which includes array of processing elements

Publications (2)

Publication Number Publication Date
JP2025514088A JP2025514088A (ja) 2025-05-02
JP2025514088A5 true JP2025514088A5 (https=) 2026-04-30

Family

ID=86469086

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2024562065A Pending JP2025514088A (ja) 2022-04-29 2023-04-27 処理要素のアレイを含む畳み込みエンジンを使用して実行される行列乗算

Country Status (6)

Country Link
US (1) US20250284767A1 (https=)
EP (1) EP4515426A1 (https=)
JP (1) JP2025514088A (https=)
KR (1) KR20250002449A (https=)
CN (1) CN119278445A (https=)
WO (1) WO2023212203A1 (https=)

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11157287B2 (en) 2017-07-24 2021-10-26 Tesla, Inc. Computational array microprocessor system with variable latency memory access
US11157441B2 (en) 2017-07-24 2021-10-26 Tesla, Inc. Computational array microprocessor system using non-consecutive data formatting
US11409692B2 (en) 2017-07-24 2022-08-09 Tesla, Inc. Vector computational unit
US11256977B2 (en) * 2017-12-29 2022-02-22 Facebook, Inc. Lowering hardware for neural networks
EP3674982A1 (en) * 2018-12-27 2020-07-01 IMEC vzw Hardware accelerator architecture for convolutional neural network

Similar Documents

Publication Publication Date Title
JP6736646B2 (ja) 畳み込みニューラルネットワークにおいて畳み込み演算を実行する装置および方法
US10489479B1 (en) Matrix multiplication engine
US20080028015A1 (en) Systolic array
GB2601701A (en) Performing dot product operations using a memristive crossbar array
CN110494867A (zh) 用于操作机器学习的电子装置和用于操作机器学习的方法
US7461114B2 (en) Fourier transform apparatus
JP2019061664A (ja) ニューラルネットワークのパラメータを適応させるための方法および装置
CN110874636A (zh) 一种神经网络模型压缩方法、装置和计算机设备
CN113918876B (zh) 反卷积计算的方法、硬件加速器、设备及可读存储介质
JP7700142B2 (ja) 機械学習アクセラレータの電力削減
JP2000148730A5 (https=)
EP0919939A3 (en) Semiconductor process device simulation method and storage medium storing simulation program
JP2025514088A5 (https=)
CN109598335B (zh) 一种二维卷积脉动阵列结构及实现方法
US8023401B2 (en) Apparatus and method for fast fourier transform/inverse fast fourier transform
JPWO2020091848A5 (https=)
JP2021519430A5 (https=)
CN111814983B (zh) 数据处理方法、装置、芯片以及计算机可读存储介质
JPWO2023155748A5 (https=)
CN110365864B (zh) 图像隐写方法、图像隐写系统、计算机设备和计算机可读存储介质
CN112612447B (zh) 一种矩阵计算器及基于该矩阵计算器的全连接层计算方法
Montagne et al. Systolic sparse matrix vector multiply in the age of TPUs and accelerators
CN112712173B (zh) 基于mac乘加阵列的稀疏化运算数据的获取方法及系统
KR102594484B1 (ko) 시스톨릭 어레이를 이용하여 깊이별 합성곱 연산을 수행하는 방법 및 디바이스
JP3764318B2 (ja) 多次元高速フーリエ変換並列演算方法および装置ならびに演算プログラムを記録した記録媒体