JP2025502112A5 - - Google Patents
Info
- Publication number
- JP2025502112A5 JP2025502112A5 JP2024541131A JP2024541131A JP2025502112A5 JP 2025502112 A5 JP2025502112 A5 JP 2025502112A5 JP 2024541131 A JP2024541131 A JP 2024541131A JP 2024541131 A JP2024541131 A JP 2024541131A JP 2025502112 A5 JP2025502112 A5 JP 2025502112A5
- Authority
- JP
- Japan
- Prior art keywords
- vector
- array
- instruction
- data processing
- processing device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| GB2200675.3A GB2614886B (en) | 2022-01-19 | 2022-01-19 | Data processing |
| GB2200675.3 | 2022-01-19 | ||
| PCT/GB2022/053215 WO2023139344A1 (en) | 2022-01-19 | 2022-12-14 | Data processing |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2025502112A JP2025502112A (ja) | 2025-01-24 |
| JP2025502112A5 true JP2025502112A5 (https=) | 2025-12-17 |
Family
ID=80448744
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2024541131A Pending JP2025502112A (ja) | 2022-01-19 | 2022-12-14 | データ処理 |
Country Status (9)
| Country | Link |
|---|---|
| US (1) | US20250181352A1 (https=) |
| EP (1) | EP4466605B1 (https=) |
| JP (1) | JP2025502112A (https=) |
| KR (1) | KR20240132511A (https=) |
| CN (1) | CN118541670A (https=) |
| GB (1) | GB2614886B (https=) |
| IL (1) | IL313629A (https=) |
| TW (1) | TW202344983A (https=) |
| WO (1) | WO2023139344A1 (https=) |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20170337156A1 (en) * | 2016-04-26 | 2017-11-23 | Onnivation Llc | Computing machine architecture for matrix and array processing |
| US11740903B2 (en) * | 2016-04-26 | 2023-08-29 | Onnivation, LLC | Computing machine using a matrix space and matrix pointer registers for matrix and array processing |
| US10990396B2 (en) * | 2018-09-27 | 2021-04-27 | Intel Corporation | Systems for performing instructions to quickly convert and use tiles as 1D vectors |
| US11074214B2 (en) * | 2019-08-05 | 2021-07-27 | Arm Limited | Data processing |
| GB2594971B (en) * | 2020-05-13 | 2022-10-05 | Advanced Risc Mach Ltd | Variable position shift for matrix processing |
-
2022
- 2022-01-19 GB GB2200675.3A patent/GB2614886B/en active Active
- 2022-12-14 IL IL313629A patent/IL313629A/en unknown
- 2022-12-14 EP EP22829827.9A patent/EP4466605B1/en active Active
- 2022-12-14 KR KR1020247027330A patent/KR20240132511A/ko active Pending
- 2022-12-14 US US18/729,148 patent/US20250181352A1/en active Pending
- 2022-12-14 JP JP2024541131A patent/JP2025502112A/ja active Pending
- 2022-12-14 CN CN202280088688.6A patent/CN118541670A/zh active Pending
- 2022-12-14 WO PCT/GB2022/053215 patent/WO2023139344A1/en not_active Ceased
-
2023
- 2023-01-07 TW TW112100710A patent/TW202344983A/zh unknown
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US11321092B1 (en) | Tensor-based memory access | |
| EP3451162B1 (en) | Device and method for use in executing matrix multiplication operations | |
| WO2017146860A1 (en) | Combining loads or stores in computer processing | |
| TW201721410A (zh) | 用於執行疊接操作的裝置和方法 | |
| KR102379894B1 (ko) | 벡터 연산들 수행시의 어드레스 충돌 관리 장치 및 방법 | |
| JP2021503121A5 (https=) | ||
| JP7506086B2 (ja) | データ処理 | |
| US10409602B2 (en) | Vector operand bitsize control | |
| CN111954865B (zh) | 用于预提取数据项的装置和方法 | |
| JP6913689B2 (ja) | レジスタ・アクセス制御 | |
| US20130305198A1 (en) | Circuit design support device, circuit design support method and program | |
| JP2025502112A5 (https=) | ||
| JP6818010B2 (ja) | ベクトル長クエリ命令 | |
| TWI766056B (zh) | 用於資料處理的方法、設備、電腦程式及電腦可讀取儲存媒體 | |
| CN107688466A (zh) | 一种运算装置及其操作方法 | |
| JP2025511829A5 (https=) | ||
| EP4466605B1 (en) | Data processing | |
| US7983894B2 (en) | Data processing | |
| WO2026074259A1 (en) | Task delegation | |
| Levchenko et al. | Approaches to the development of various sets of nodes and blocks for the PDCS matching processor | |
| JP2025511841A (ja) | アレイストレージに記憶されたデータ要素を処理するための技術 | |
| CN119547064A (zh) | 用于执行外积运算的技术 | |
| JP2008102604A (ja) | リソース競合チェック装置 | |
| TH126711A (th) | การขยายจำนวนรีจิสเตอร์สำหรับงานทั่วไปที่ใช้ได้กับคำสั่ง | |
| JPH03240132A (ja) | データ処理装置 |