JP2022548083A5 - - Google Patents

Info

Publication number
JP2022548083A5
JP2022548083A5 JP2022516314A JP2022516314A JP2022548083A5 JP 2022548083 A5 JP2022548083 A5 JP 2022548083A5 JP 2022516314 A JP2022516314 A JP 2022516314A JP 2022516314 A JP2022516314 A JP 2022516314A JP 2022548083 A5 JP2022548083 A5 JP 2022548083A5
Authority
JP
Japan
Prior art keywords
selected event
address
history pattern
implementation method
computer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2022516314A
Other languages
English (en)
Japanese (ja)
Other versions
JP2022548083A (ja
JP7438337B2 (ja
Filing date
Publication date
Priority claimed from US16/572,675 external-priority patent/US11403394B2/en
Application filed filed Critical
Publication of JP2022548083A publication Critical patent/JP2022548083A/ja
Publication of JP2022548083A5 publication Critical patent/JP2022548083A5/ja
Application granted granted Critical
Publication of JP7438337B2 publication Critical patent/JP7438337B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2022516314A 2019-09-17 2020-09-10 コンピューティング環境における履歴パターン不一致の投機的アクセスの防止 Active JP7438337B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US16/572,675 US11403394B2 (en) 2019-09-17 2019-09-17 Preventing selective events of a computing environment
US16/572,675 2019-09-17
PCT/EP2020/075363 WO2021052860A1 (en) 2019-09-17 2020-09-10 Preventing historical pattern inconsistent speculative accesses in a computing environment

Publications (3)

Publication Number Publication Date
JP2022548083A JP2022548083A (ja) 2022-11-16
JP2022548083A5 true JP2022548083A5 (enExample) 2022-12-12
JP7438337B2 JP7438337B2 (ja) 2024-02-26

Family

ID=72474307

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2022516314A Active JP7438337B2 (ja) 2019-09-17 2020-09-10 コンピューティング環境における履歴パターン不一致の投機的アクセスの防止

Country Status (5)

Country Link
US (1) US11403394B2 (enExample)
EP (1) EP4031998B1 (enExample)
JP (1) JP7438337B2 (enExample)
CN (1) CN114365099B (enExample)
WO (1) WO2021052860A1 (enExample)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11635965B2 (en) 2018-10-31 2023-04-25 Intel Corporation Apparatuses and methods for speculative execution side channel mitigation
US11443044B2 (en) * 2019-09-23 2022-09-13 International Business Machines Corporation Targeted very long delay for increasing speculative execution progression
US11029957B1 (en) * 2020-03-27 2021-06-08 Intel Corporation Apparatuses, methods, and systems for instructions to compartmentalize code
US12130908B2 (en) * 2020-05-01 2024-10-29 Forcepoint Llc Progressive trigger data and detection model
US12008370B2 (en) * 2021-05-06 2024-06-11 Purdue Research Foundation Method for preventing security attacks during speculative execution
US12417099B2 (en) 2022-04-02 2025-09-16 Intel Corporation Circuitry and methods for informing indirect prefetches using capabilities
US20230315640A1 (en) * 2022-04-02 2023-10-05 Intel Corporation Circuitry and methods for implementing capability-directed prefetching

Family Cites Families (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5859992A (en) * 1997-03-12 1999-01-12 Advanced Micro Devices, Inc. Instruction alignment using a dispatch list and a latch list
US6314493B1 (en) * 1998-02-03 2001-11-06 International Business Machines Corporation Branch history cache
US6397296B1 (en) * 1999-02-19 2002-05-28 Hitachi Ltd. Two-level instruction cache for embedded processors
US20020091991A1 (en) * 2000-05-11 2002-07-11 Castro Juan Carlos Unified real-time microprocessor computer
US20040123081A1 (en) * 2002-12-20 2004-06-24 Allan Knies Mechanism to increase performance of control speculation
EP1471421A1 (en) * 2003-04-24 2004-10-27 STMicroelectronics Limited Speculative load instruction control
US20050154859A1 (en) * 2004-01-14 2005-07-14 Arm Limited Branch prediction in a data processing apparatus
US7721054B2 (en) 2005-01-18 2010-05-18 Texas Instruments Incorporated Speculative data loading using circular addressing or simulated circular addressing
EP2115583A2 (en) * 2007-01-30 2009-11-11 Nema Labs Ab Speculative throughput computing
US8117403B2 (en) * 2007-05-14 2012-02-14 International Business Machines Corporation Transactional memory system which employs thread assists using address history tables
US8131974B2 (en) * 2008-04-18 2012-03-06 International Business Machines Corporation Access speculation predictor implemented via idle command processing resources
US9336046B2 (en) * 2012-06-15 2016-05-10 International Business Machines Corporation Transaction abort processing
US9239735B2 (en) 2013-07-17 2016-01-19 Texas Instruments Incorporated Compiler-control method for load speculation in a statically scheduled microprocessor
JP6273733B2 (ja) * 2013-09-20 2018-02-07 富士通株式会社 演算処理装置、情報処理装置、情報処理装置の制御方法および情報処理装置の制御プログラム
US9430273B2 (en) * 2014-02-27 2016-08-30 International Business Machines Corporation Suppressing aborting a transaction beyond a threshold execution duration based on the predicted duration
DE112015001256T5 (de) * 2014-03-14 2016-12-29 Fisher-Rosemount Systems, Inc. Verteilte Big Data in einem Prozesssteuerungssystem
US9639368B2 (en) * 2014-06-13 2017-05-02 International Business Machines Corporation Branch prediction based on correlating events
US9501284B2 (en) * 2014-09-30 2016-11-22 Apple Inc. Mechanism for allowing speculative execution of loads beyond a wait for event instruction
US10140122B2 (en) * 2015-09-23 2018-11-27 Hanan Potash Computer processor with operand/variable-mapped namespace
US9852084B1 (en) * 2016-02-05 2017-12-26 Apple Inc. Access permissions modification
US10642744B2 (en) * 2017-06-28 2020-05-05 Nvidia Corporation Memory type which is cacheable yet inaccessible by speculative instructions
US20190042781A1 (en) * 2017-08-04 2019-02-07 Bitdefender IPR Management Ltd. Secure Storage Device
US10963567B2 (en) * 2017-10-12 2021-03-30 Microsoft Technology Licensing, Llc Speculative side-channel attack mitigations
GB2570110B (en) 2018-01-10 2020-04-15 Advanced Risc Mach Ltd Speculative cache storage region
DK3738058T3 (da) * 2018-01-12 2023-02-20 Virsec Systems Inc Forsvar mod spekulativ eksekveringsudnyttelse
US20200159624A1 (en) * 2018-04-25 2020-05-21 Cloud Daddy, Inc. System, Method and Process for Protecting Data Backup from Cyberattack
US11899786B2 (en) * 2019-04-15 2024-02-13 Crowdstrike, Inc. Detecting security-violation-associated event data

Similar Documents

Publication Publication Date Title
JP2022548083A5 (enExample)
KR100954623B1 (ko) 무한 트랜잭션 메모리 시스템
JP6345231B2 (ja) 外部からプログラム可能なメモリ管理ユニット
JP7716401B2 (ja) ストアからロードへの転送を実行するための技術
CN106663026B (zh) 针对事务型数据处理执行模式的调用堆栈维护
JP2021503126A5 (enExample)
EP2936323B1 (en) Speculative addressing using a virtual address-to-physical address page crossing buffer
CN103257888A (zh) 一种对缓冲队列并发执行读、写访问的方法和设备
US8103859B2 (en) Information processing apparatus, cache memory controlling apparatus, and memory access order assuring method
JP6963572B2 (ja) 条件付きメモリアクセスプログラム命令のための許可制御
WO2012163017A1 (zh) 分布式虚拟机访问异常的处理方法以及虚拟机监控器
WO2022237585A1 (zh) 处理方法及装置、处理器、电子设备及存储介质
JP5286796B2 (ja) メモリ制御装置
GB2501589A (en) Simulation of integrated circuit design to accelerate memory walking sequences during simulations to verify microprocessor design
US9189417B2 (en) Speculative tablewalk promotion
JP2024523790A5 (enExample)
JP6115394B2 (ja) 演算処理装置及び演算処理装置の制御方法
US11822479B2 (en) History-based selective cache line invalidation requests
JP2024535079A (ja) 命令を投機的に実行するための弱いキャッシュライン無効化要求
US11599470B2 (en) Last-level collective hardware prefetching
KR20240067941A (ko) 예비 디렉토리 항목에 특정 데이터 패턴의 표시 저장
TWI801622B (zh) 用於處理保護標籤損失的裝置、方法、電腦程式、與儲存媒體
JP2017191564A (ja) 演算処理装置及び演算処理装置の制御方法
JP2007272681A (ja) キャッシュメモリ装置及びそのキャッシュラインの入れ替え方法
KR101946476B1 (ko) 캐쉬 적중률 예측에 기반한 주기적 캐쉬 우회 기법, 그 기법이 적용된 스트리밍 멀티프로세서 및 임베디드 시스템