JP2022506345A5 - - Google Patents
Info
- Publication number
- JP2022506345A5 JP2022506345A5 JP2021523664A JP2021523664A JP2022506345A5 JP 2022506345 A5 JP2022506345 A5 JP 2022506345A5 JP 2021523664 A JP2021523664 A JP 2021523664A JP 2021523664 A JP2021523664 A JP 2021523664A JP 2022506345 A5 JP2022506345 A5 JP 2022506345A5
- Authority
- JP
- Japan
- Prior art keywords
- vector
- value
- product
- corresponds
- control vector
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US16/184,985 | 2018-11-08 | ||
| US16/184,985 US10768895B2 (en) | 2018-11-08 | 2018-11-08 | Dot product calculators and methods of operating the same |
| PCT/EP2019/080136 WO2020094586A1 (en) | 2018-11-08 | 2019-11-04 | Dot product calculators and methods of operating the same |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2022506345A JP2022506345A (ja) | 2022-01-17 |
| JP2022506345A5 true JP2022506345A5 (https=) | 2022-10-20 |
Family
ID=68461801
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2021523664A Ceased JP2022506345A (ja) | 2018-11-08 | 2019-11-04 | ドット積計算機およびその演算方法 |
Country Status (7)
| Country | Link |
|---|---|
| US (3) | US10768895B2 (https=) |
| EP (1) | EP3877839A1 (https=) |
| JP (1) | JP2022506345A (https=) |
| KR (1) | KR20210092751A (https=) |
| CN (1) | CN113330421B (https=) |
| DE (1) | DE112019005586T5 (https=) |
| WO (1) | WO2020094586A1 (https=) |
Families Citing this family (21)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US11169809B2 (en) * | 2017-03-31 | 2021-11-09 | Intel Corporation | Method and apparatus for converting scatter control elements to gather control elements used to sort vector data elements |
| US10409614B2 (en) | 2017-04-24 | 2019-09-10 | Intel Corporation | Instructions having support for floating point and integer data types in the same register |
| US10474458B2 (en) | 2017-04-28 | 2019-11-12 | Intel Corporation | Instructions and logic to perform floating-point and integer operations for machine learning |
| CN110770722B (zh) * | 2017-06-29 | 2023-08-18 | 北京清影机器视觉技术有限公司 | 二维数据匹配方法、装置和逻辑电路 |
| US10768895B2 (en) | 2018-11-08 | 2020-09-08 | Movidius Limited | Dot product calculators and methods of operating the same |
| US12182035B2 (en) | 2019-03-15 | 2024-12-31 | Intel Corporation | Systems and methods for cache optimization |
| US11934342B2 (en) | 2019-03-15 | 2024-03-19 | Intel Corporation | Assistance for hardware prefetch in cache access |
| WO2020190807A1 (en) * | 2019-03-15 | 2020-09-24 | Intel Corporation | Systolic disaggregation within a matrix accelerator architecture |
| PL3938914T3 (pl) | 2019-03-15 | 2025-03-31 | Intel Corporation | Dynamiczna rekonfiguracja pamięci |
| US12131251B2 (en) * | 2019-03-19 | 2024-10-29 | Cirrus Logic Inc. | Neurons for artificial neural networks |
| WO2020218157A1 (ja) * | 2019-04-25 | 2020-10-29 | 国立大学法人静岡大学 | 予測システム、予測方法、および予測プログラム |
| US11741349B2 (en) * | 2019-10-31 | 2023-08-29 | Arm Limited | Performing matrix-vector multiply operations for neural networks on electronic devices |
| US11861761B2 (en) | 2019-11-15 | 2024-01-02 | Intel Corporation | Graphics processing unit processing and caching improvements |
| US11663746B2 (en) | 2019-11-15 | 2023-05-30 | Intel Corporation | Systolic arithmetic on sparse data |
| US11500680B2 (en) * | 2020-04-24 | 2022-11-15 | Alibaba Group Holding Limited | Systolic array-friendly data placement and control based on masked write |
| US20220405571A1 (en) * | 2021-06-16 | 2022-12-22 | Microsoft Technology Licensing, Llc | Sparsifying narrow data formats for neural networks |
| US12321857B2 (en) | 2021-06-24 | 2025-06-03 | Intel Corporation | Methods and apparatus to perform machine-learning model operations on sparse accelerators |
| US20230035474A1 (en) * | 2021-07-20 | 2023-02-02 | Gsi Technology Inc. | Compiler for a parallel processor |
| US20230083270A1 (en) * | 2021-09-14 | 2023-03-16 | International Business Machines Corporation | Mixed signal circuitry for bitwise multiplication with different accuracies |
| US11789646B2 (en) | 2021-09-24 | 2023-10-17 | Intel Corporation | Methods, apparatus, and articles of manufacture to increase data reuse for multiply and accumulate (MAC) operations |
| US11669489B2 (en) * | 2021-09-30 | 2023-06-06 | International Business Machines Corporation | Sparse systolic array design |
Family Cites Families (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0731669B2 (ja) * | 1986-04-04 | 1995-04-10 | 株式会社日立製作所 | ベクトル・プロセツサ |
| US20080071851A1 (en) * | 2006-09-20 | 2008-03-20 | Ronen Zohar | Instruction and logic for performing a dot-product operation |
| GB2457303A (en) * | 2008-02-11 | 2009-08-12 | Linear Algebra Technologies | Randomly accessing elements of compressed matrix data by calculating offsets from non-zero values of a bitmap |
| US20160358069A1 (en) * | 2015-06-03 | 2016-12-08 | Samsung Electronics Co., Ltd. | Neural network suppression |
| US10223359B2 (en) * | 2016-10-10 | 2019-03-05 | The Directv Group, Inc. | Determining recommended media programming from sparse consumption data |
| US10360163B2 (en) * | 2016-10-27 | 2019-07-23 | Google Llc | Exploiting input data sparsity in neural network compute units |
| US10146738B2 (en) * | 2016-12-31 | 2018-12-04 | Intel Corporation | Hardware accelerator architecture for processing very-sparse and hyper-sparse matrix data |
| US20180189675A1 (en) * | 2016-12-31 | 2018-07-05 | Intel Corporation | Hardware accelerator architecture and template for web-scale k-means clustering |
| US10096134B2 (en) * | 2017-02-01 | 2018-10-09 | Nvidia Corporation | Data compaction and memory bandwidth reduction for sparse neural networks |
| US10171084B2 (en) * | 2017-04-24 | 2019-01-01 | The Regents Of The University Of Michigan | Sparse coding with Memristor networks |
| US20180330235A1 (en) * | 2017-05-15 | 2018-11-15 | National Taiwan University | Apparatus and Method of Using Dual Indexing in Input Neurons and Corresponding Weights of Sparse Neural Network |
| TWI684141B (zh) | 2017-10-12 | 2020-02-01 | 英屬開曼群島商意騰科技股份有限公司 | 人工神經元中以非零封包加速乘法運算的裝置及方法 |
| KR102697300B1 (ko) * | 2018-03-07 | 2024-08-23 | 삼성전자주식회사 | 전자 장치 및 머신 러닝 수행 방법 |
| US10768895B2 (en) | 2018-11-08 | 2020-09-08 | Movidius Limited | Dot product calculators and methods of operating the same |
-
2018
- 2018-11-08 US US16/184,985 patent/US10768895B2/en not_active Expired - Fee Related
-
2019
- 2019-11-04 KR KR1020217015961A patent/KR20210092751A/ko not_active Withdrawn
- 2019-11-04 JP JP2021523664A patent/JP2022506345A/ja not_active Ceased
- 2019-11-04 CN CN201980088183.8A patent/CN113330421B/zh active Active
- 2019-11-04 DE DE112019005586.0T patent/DE112019005586T5/de not_active Withdrawn
- 2019-11-04 WO PCT/EP2019/080136 patent/WO2020094586A1/en not_active Ceased
- 2019-11-04 EP EP19798070.9A patent/EP3877839A1/en not_active Withdrawn
-
2020
- 2020-08-24 US US17/001,455 patent/US11023206B2/en not_active Expired - Fee Related
-
2021
- 2021-04-28 US US17/243,282 patent/US11656845B2/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2022506345A5 (https=) | ||
| US11656845B2 (en) | Dot product calculators and methods of operating the same | |
| US9813224B2 (en) | Digital processor having instruction set with complex angle function | |
| KR102841627B1 (ko) | 확률 적응적 자원 할당을 통한 신경망 하드웨어 가속 | |
| JP2012069116A (ja) | ベクトル浮動小数点引数削減 | |
| WO2021027259A1 (zh) | 模型参数确定方法、装置和电子设备 | |
| CN112241291A (zh) | 用于指数函数实施的浮点单元 | |
| Greisen et al. | Evaluation and FPGA implementation of sparse linear solvers for video processing applications | |
| CN109863476A (zh) | 动态变量精度计算 | |
| CN106940638B (zh) | 一种二进制原码加减法运算单元的硬件架构 | |
| US10303439B2 (en) | Logarithm and power (exponentiation) computations using modern computer architectures | |
| US20100205574A1 (en) | Support apparatus and method | |
| JP2020067897A (ja) | 演算処理装置、学習プログラム及び学習方法 | |
| US9658938B2 (en) | Iterative test generation based on data source analysis | |
| CN112292663B (zh) | 使至少两个被乘数相乘的计算单元、方法和计算机程序 | |
| CN108255463B (zh) | 一种数字逻辑运算方法、电路和fpga芯片 | |
| CN117763931A (zh) | 一种复杂几何模型粒子离散方法、系统及电子设备 | |
| TW202333041A (zh) | 執行浮點運算的系統及方法 | |
| CN106815858A (zh) | 一种运动目标提取方法及装置 | |
| JP2023026404A (ja) | スキップロジックを有するビット単位の積和累積 | |
| US20090094306A1 (en) | Cordic rotation angle calculation | |
| CN108038863B (zh) | 图像分割方法及装置 | |
| CN108229668B (zh) | 基于深度学习的运算实现方法、装置和电子设备 | |
| CN110009021B (zh) | 一种目标识别方法及设备 | |
| JP7811090B2 (ja) | 乗算／累算を実施するためのデバイス |