JP2021034020A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2021034020A5 JP2021034020A5 JP2020104328A JP2020104328A JP2021034020A5 JP 2021034020 A5 JP2021034020 A5 JP 2021034020A5 JP 2020104328 A JP2020104328 A JP 2020104328A JP 2020104328 A JP2020104328 A JP 2020104328A JP 2021034020 A5 JP2021034020 A5 JP 2021034020A5
- Authority
- JP
- Japan
- Prior art keywords
- computing unit
- credit
- count
- manager
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 claims 10
- 230000005540 biological transmission Effects 0.000 claims 3
- 239000004744 fabric Substances 0.000 claims 2
- 238000004590 computer program Methods 0.000 claims 1
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US16/542,012 | 2019-08-15 | ||
| US16/542,012 US11231963B2 (en) | 2019-08-15 | 2019-08-15 | Methods and apparatus to enable out-of-order pipelined execution of static mapping of a workload |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2021034020A JP2021034020A (ja) | 2021-03-01 |
| JP2021034020A5 true JP2021034020A5 (https=) | 2022-06-21 |
| JP7400169B2 JP7400169B2 (ja) | 2023-12-19 |
Family
ID=68693863
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2020104328A Active JP7400169B2 (ja) | 2019-08-15 | 2020-06-17 | ワークロードのスタティックマッピングの順不同にパイプライン化された実行を可能にする方法及び装置 |
Country Status (6)
| Country | Link |
|---|---|
| US (2) | US11231963B2 (https=) |
| JP (1) | JP7400169B2 (https=) |
| KR (1) | KR102684511B1 (https=) |
| CN (2) | CN112395010A (https=) |
| DE (1) | DE102020119519A1 (https=) |
| TW (1) | TWI802800B (https=) |
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10901657B2 (en) * | 2018-11-29 | 2021-01-26 | International Business Machines Corporation | Dynamic write credit buffer management of non-volatile dual inline memory module |
| US11231963B2 (en) | 2019-08-15 | 2022-01-25 | Intel Corporation | Methods and apparatus to enable out-of-order pipelined execution of static mapping of a workload |
| US11599780B2 (en) * | 2020-03-02 | 2023-03-07 | Apple Inc. | Asynchronous task execution for neural processor circuit |
| US11875247B1 (en) * | 2020-06-18 | 2024-01-16 | Amazon Technologies, Inc. | Input batching with serial dynamic memory access |
| US11704058B2 (en) * | 2020-07-28 | 2023-07-18 | Samsung Electronics Co., Ltd. | Systems and methods for resource-based scheduling of commands |
| CN112003846B (zh) * | 2020-08-13 | 2023-02-03 | 广州市百果园信息技术有限公司 | 一种信用阈值的训练、ip地址的检测方法及相关装置 |
| US12223174B2 (en) * | 2020-10-26 | 2025-02-11 | Google Llc | Modulating credit allocations in memory subsystems |
| US11620159B2 (en) | 2021-04-23 | 2023-04-04 | Samsung Electronics Co., Ltd. | Systems and methods for I/O command scheduling based on multiple resource parameters |
| US12001701B2 (en) * | 2022-01-26 | 2024-06-04 | Western Digital Technologies, Inc. | Storage biasing for solid state drive accelerators |
Family Cites Families (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5418953A (en) * | 1993-04-12 | 1995-05-23 | Loral/Rohm Mil-Spec Corp. | Method for automated deployment of a software program onto a multi-processor architecture |
| JP3892829B2 (ja) * | 2003-06-27 | 2007-03-14 | 株式会社東芝 | 情報処理システムおよびメモリ管理方法 |
| JP5349515B2 (ja) * | 2011-03-14 | 2013-11-20 | 株式会社東芝 | バッファ管理装置、バッファ管理方法及び記憶装置 |
| US9395990B2 (en) * | 2013-06-28 | 2016-07-19 | Intel Corporation | Mode dependent partial width load to wider register processors, methods, and systems |
| KR102459716B1 (ko) * | 2014-07-30 | 2022-10-28 | 모비디어스 리미티드 | 저전력 컴퓨테이셔널 이미징 |
| US10002099B2 (en) * | 2014-11-13 | 2018-06-19 | Cavium, Inc. | Arbitrated access to resources among multiple devices |
| US11153223B2 (en) * | 2016-04-07 | 2021-10-19 | International Business Machines Corporation | Specifying a disaggregated compute system |
| US10289752B2 (en) * | 2016-12-12 | 2019-05-14 | Intel Corporation | Accelerator for gather-update-scatter operations including a content-addressable memory (CAM) and CAM controller |
| GB2569275B (en) * | 2017-10-20 | 2020-06-03 | Graphcore Ltd | Time deterministic exchange |
| GB2569271B (en) * | 2017-10-20 | 2020-05-13 | Graphcore Ltd | Synchronization with a host processor |
| US10649813B2 (en) * | 2018-03-29 | 2020-05-12 | Intel Corporation | Arbitration across shared memory pools of disaggregated memory devices |
| US11669372B2 (en) * | 2018-12-13 | 2023-06-06 | Intel Corporation | Flexible allocation of compute resources |
| US11231963B2 (en) | 2019-08-15 | 2022-01-25 | Intel Corporation | Methods and apparatus to enable out-of-order pipelined execution of static mapping of a workload |
-
2019
- 2019-08-15 US US16/542,012 patent/US11231963B2/en active Active
-
2020
- 2020-06-17 JP JP2020104328A patent/JP7400169B2/ja active Active
- 2020-06-18 TW TW109120637A patent/TWI802800B/zh active
- 2020-06-18 CN CN202010559855.3A patent/CN112395010A/zh active Pending
- 2020-06-18 CN CN202210600897.6A patent/CN114895965B/zh active Active
- 2020-07-15 KR KR1020200087436A patent/KR102684511B1/ko active Active
- 2020-07-23 DE DE102020119519.2A patent/DE102020119519A1/de active Pending
-
2021
- 2021-12-23 US US17/561,500 patent/US11847497B2/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2021034020A5 (https=) | ||
| US10379745B2 (en) | Simultaneous kernel mode and user mode access to a device using the NVMe interface | |
| US9720714B2 (en) | Accelerator functionality management in a coherent computing system | |
| KR102597570B1 (ko) | Gpu 태스크 스케줄링을 위한 연속 분석 태스크 | |
| US20190163364A1 (en) | System and method for tcp offload for nvme over tcp-ip | |
| CN109219805B (zh) | 一种多核系统内存访问方法、相关装置、系统及存储介质 | |
| CN113918101B (zh) | 一种写数据高速缓存的方法、系统、设备和存储介质 | |
| US10614004B2 (en) | Memory transaction prioritization | |
| KR102805985B1 (ko) | 집적 회로에서의 컴퓨트 유닛들의 프로그래밍 및 제어 | |
| KR102787374B1 (ko) | 가속기, 가속기의 동작 방법 및 가속기를 포함한 디바이스 | |
| US20180052685A1 (en) | Processor and method for executing instructions on processor | |
| CN107436809A (zh) | 数据处理器 | |
| CN111208933B (zh) | 数据访问的方法、装置、设备和存储介质 | |
| CN112313636B (zh) | 用于实现网络分组模板化的系统、装置和方法 | |
| US9569364B1 (en) | Multiple history based micro partition prefetch optimization | |
| KR20190094079A (ko) | 머신 러닝 시스템에서 직렬화된 키 값 접근을 방지하기 위한 시스템 및 방법 | |
| US10210131B2 (en) | Synchronous data input/output system using prefetched device table entry | |
| CN113439260B (zh) | 针对低时延存储设备的i/o完成轮询 | |
| US11481250B2 (en) | Cooperative workgroup scheduling and context prefetching based on predicted modification of signal values | |
| JP4563829B2 (ja) | ダイレクトメモリアクセス制御方法、ダイレクトメモリアクセス制御装置、情報処理システム、プログラム | |
| US12282428B2 (en) | Selective speculative prefetch requests for a last-level cache | |
| CN108062224B (zh) | 基于文件句柄的数据读写方法、装置及计算设备 | |
| US9971579B2 (en) | Processor and command processing method performed by same | |
| US20160350155A1 (en) | Synthesizing inputs to preserve functionality | |
| US11226819B2 (en) | Selective prefetching in multithreaded processing units |