JP2020531951A - カーネル空間及びユーザ空間のメモリ管理のための方法及びシステム - Google Patents

カーネル空間及びユーザ空間のメモリ管理のための方法及びシステム Download PDF

Info

Publication number
JP2020531951A
JP2020531951A JP2020506745A JP2020506745A JP2020531951A JP 2020531951 A JP2020531951 A JP 2020531951A JP 2020506745 A JP2020506745 A JP 2020506745A JP 2020506745 A JP2020506745 A JP 2020506745A JP 2020531951 A JP2020531951 A JP 2020531951A
Authority
JP
Japan
Prior art keywords
page
address
physical
index
page table
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2020506745A
Other languages
English (en)
Japanese (ja)
Other versions
JP2020531951A5 (enExample
Inventor
ジャン，シャオウェイ
リ，シュー
Original Assignee
アリババ グループ ホウルディング リミテッド
アリババ グループ ホウルディング リミテッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by アリババ グループ ホウルディング リミテッド, アリババ グループ ホウルディング リミテッド filed Critical アリババ グループ ホウルディング リミテッド
Publication of JP2020531951A publication Critical patent/JP2020531951A/ja
Publication of JP2020531951A5 publication Critical patent/JP2020531951A5/ja
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1009—Address translation using page tables, e.g. page table structures
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/14—Protection against unauthorised use of memory or access to memory
    • G06F12/1458—Protection against unauthorised use of memory or access to memory by checking the subject access rights
    • G06F12/1491—Protection against unauthorised use of memory or access to memory by checking the subject access rights in a hierarchical protection system, e.g. privilege levels, memory rings
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10—Providing a specific technical effect
    • G06F2212/1052—Security improvement
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/65—Details of virtual memory and virtual address translation
    • G06F2212/651—Multi-level translation tables

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Security & Cryptography (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Storage Device Security (AREA)
JP2020506745A 2017-08-21 2018-08-21 カーネル空間及びユーザ空間のメモリ管理のための方法及びシステム Pending JP2020531951A (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US15/682,437 US11119939B2 (en) 2017-08-21 2017-08-21 Methods and systems for memory management of kernel and user spaces
US15/682,437 2017-08-21
PCT/US2018/047201 WO2019040417A1 (en) 2017-08-21 2018-08-21 METHODS AND SYSTEMS FOR MANAGING CORE MEMORY AND USER SPACES

Publications (2)

Publication Number Publication Date
JP2020531951A true JP2020531951A (ja) 2020-11-05
JP2020531951A5 JP2020531951A5 (enExample) 2021-09-30

Family

ID=65361447

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2020506745A Pending JP2020531951A (ja) 2017-08-21 2018-08-21 カーネル空間及びユーザ空間のメモリ管理のための方法及びシステム

Country Status (4)

Country Link
US (1) US11119939B2 (enExample)
JP (1) JP2020531951A (enExample)
CN (1) CN110998552B (enExample)
WO (1) WO2019040417A1 (enExample)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2568059B (en) * 2017-11-02 2020-04-08 Advanced Risc Mach Ltd Method for locating metadata
US10599835B2 (en) 2018-02-06 2020-03-24 Vmware, Inc. 32-bit address space containment to secure processes from speculative rogue cache loads
US11144472B2 (en) 2019-03-27 2021-10-12 Intel Corporation Memory management apparatus and method for managing different page tables for different privilege levels
WO2021080601A1 (en) * 2019-10-25 2021-04-29 Hewlett-Packard Development Company, L.P. Integrity monitor
CN113032086B (zh) * 2019-12-25 2025-01-24 中兴通讯股份有限公司 虚拟机部署及热迁移方法、vmm升级方法、服务器
US11237891B2 (en) * 2020-02-12 2022-02-01 International Business Machines Corporation Handling asynchronous memory errors on kernel text
US12366989B2 (en) * 2020-12-23 2025-07-22 Intel Corporation Technologies to provide access to kernel and user space memory regions
CN112948318B (zh) * 2021-03-09 2022-12-06 西安奥卡云数据科技有限公司 一种Linux操作系统下基于RDMA的数据传输方法及装置
CN112947863B (zh) * 2021-03-25 2024-01-30 北京计算机技术及应用研究所 一种飞腾服务器平台下存储空间合并成的方法
CN118642978A (zh) * 2024-06-21 2024-09-13 新华三信息技术有限公司 一种内存访问方法、装置、电子设备及存储介质

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0713869A (ja) * 1993-06-28 1995-01-17 Fujitsu Ltd 動的アドレス変換機能を持つデータ処理システム
JP2001282616A (ja) * 2000-04-03 2001-10-12 Mitsubishi Electric Corp メモリ管理方式
US20030200402A1 (en) * 2002-04-17 2003-10-23 Microsoft Corporation Memory isolation through address translation data edit control
JP2005521942A (ja) * 2002-03-27 2005-07-21 アドバンスト・マイクロ・ディバイシズ・インコーポレイテッド 領域粒状、ハードウェア制御メモリ暗号化を提供するシステムおよび方法
US20080034194A1 (en) * 2006-08-03 2008-02-07 Peak Christopher G Method and apparatus for using a 32-bit operating system kernel to support 64-bit applications
JP2013546104A (ja) * 2010-12-14 2013-12-26 アドバンスト・マイクロ・ディバイシズ・インコーポレイテッド 入出力メモリ管理ユニット（ｉｏｍｍｕ）二層アドレッシング

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8543792B1 (en) * 2006-09-19 2013-09-24 Nvidia Corporation Memory access techniques including coalesing page table entries
CN101477477B (zh) * 2009-01-12 2012-01-11 华为技术有限公司 内核空间隔离方法、空间管理实体及系统
CN101782954B (zh) * 2009-01-20 2013-05-01 联想(北京)有限公司 一种异常进程的检测装置及方法
US8060722B2 (en) * 2009-03-27 2011-11-15 Vmware, Inc. Hardware assistance for shadow page table coherence with guest page mappings
KR20130050156A (ko) * 2011-11-07 2013-05-15 한국전자통신연구원 가상 주소 공간 전환 장치
KR102061079B1 (ko) * 2014-03-07 2019-12-31 후아웨이 테크놀러지 컴퍼니 리미티드 파일 액세스 방법 및 관련 기기
KR102327782B1 (ko) * 2015-05-29 2021-11-18 한국과학기술원 전자 장치 및 커널 데이터 접근 방법
US10002084B1 (en) * 2016-12-19 2018-06-19 Vmware, Inc. Memory management in virtualized computing systems having processors with more than two hierarchical privilege levels

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0713869A (ja) * 1993-06-28 1995-01-17 Fujitsu Ltd 動的アドレス変換機能を持つデータ処理システム
JP2001282616A (ja) * 2000-04-03 2001-10-12 Mitsubishi Electric Corp メモリ管理方式
JP2005521942A (ja) * 2002-03-27 2005-07-21 アドバンスト・マイクロ・ディバイシズ・インコーポレイテッド 領域粒状、ハードウェア制御メモリ暗号化を提供するシステムおよび方法
US20030200402A1 (en) * 2002-04-17 2003-10-23 Microsoft Corporation Memory isolation through address translation data edit control
US20080034194A1 (en) * 2006-08-03 2008-02-07 Peak Christopher G Method and apparatus for using a 32-bit operating system kernel to support 64-bit applications
JP2013546104A (ja) * 2010-12-14 2013-12-26 アドバンスト・マイクロ・ディバイシズ・インコーポレイテッド 入出力メモリ管理ユニット（ｉｏｍｍｕ）二層アドレッシング

Also Published As

Publication number Publication date
US20190057040A1 (en) 2019-02-21
CN110998552B (zh) 2023-05-09
US11119939B2 (en) 2021-09-14
CN110998552A (zh) 2020-04-10
WO2019040417A1 (en) 2019-02-28

Similar Documents

Publication Publication Date Title
US11119939B2 (en) Methods and systems for memory management of kernel and user spaces
ES2893618T3 (es) Gestión del uso del almacenamiento por múltiples invitados localizables de un entorno de ordenador
US9218302B2 (en) Page table management
JP5079104B2 (ja) 変換例外修飾子を用いる動的アドレス変換
RU2602793C2 (ru) Способ модификации разрешений на доступ к памяти в защищенной процессорной среде
US7149890B2 (en) Initializing system memory
EP2994837B1 (en) Multi-core page table sets of attribute fields
US10002084B1 (en) Memory management in virtualized computing systems having processors with more than two hierarchical privilege levels
CN113168464B (zh) 虚拟化计算环境中的安全存储器访问
EP2955634B1 (en) Paravirtualization-based interface for memory management in virtual machines
US10671542B2 (en) Application execution enclave memory method and apparatus
US8117373B2 (en) VM host responding to initiation of a page swap by transferring pages from host-but-non-guest-addressable RAM to host-and-guest-addressable RAM
JP4639233B2 (ja) プロセッサ・リソースの仮想化のためのシステムおよび方法
US9740625B2 (en) Selectable address translation mechanisms within a partition
CN112241310A (zh) 页表管理、信息获取方法、处理器、芯片、设备及介质
US20170277632A1 (en) Virtual computer system control method and virtual computer system
GB2607529A (en) Process-based virtualization system for executing secure application process
US10642751B2 (en) Hardware-assisted guest address space scanning in a virtualized computing system
US10025726B2 (en) Method in a memory management unit for managing address translations in two stages
US10114759B2 (en) Trapless shadow page tables
US10684959B2 (en) Shared memory in a virtual environment
US20230027307A1 (en) Hypervisor-assisted transient cache for virtual machines
WO2022213769A1 (zh) 一种指令发送方法及装置
Natu et al. Nested paging in bhyve
US11009841B2 (en) Initialising control data for a device

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20210817

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20210817

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20220729

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20220809

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20221107

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20221128

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20230621