JP2019133576A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2019133576A5 JP2019133576A5 JP2018017319A JP2018017319A JP2019133576A5 JP 2019133576 A5 JP2019133576 A5 JP 2019133576A5 JP 2018017319 A JP2018017319 A JP 2018017319A JP 2018017319 A JP2018017319 A JP 2018017319A JP 2019133576 A5 JP2019133576 A5 JP 2019133576A5
- Authority
- JP
- Japan
- Prior art keywords
- data input
- output
- control unit
- output control
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Claims (5)
上記複数のデータ入出力バスに接続される複数のシングルＰＩＯ基板と、
上記複数のデータ入出力バスに接続され、上記複数のデータ入出力バスと上記複数のシングルＰＩＯ基板との接続を切り換えるデータ入出力制御部と、
を備えることを特徴とするデータ入出力システム。 With multiple data I / O buses
Multiple single PIO boards connected to the above multiple data input / output buses,
A data input / output control unit that is connected to the plurality of data input / output buses and switches the connection between the plurality of data input / output buses and the plurality of single PIO boards.
A data input / output system characterized by being equipped with.
上記データ入出力制御部は、上記複数のデータ入出力バスに接続される実行系データ入出力制御部と、待機系データ入出力制御部とを有することを特徴とするデータ入出力システム。 In the data input / output system according to claim 1.
The data input / output control unit is a data input / output system including an active data input / output control unit connected to the plurality of data input / output buses and a standby data input / output control unit.
上記複数のデータ入出力バスのうちの２つに接続されるダブルＰＩＯ基板を備えることを特徴とするデータ入出力システム。 In the data input / output system according to claim 1.
A data input / output system including a double PIO board connected to two of the plurality of data input / output buses.
上記データ入出力制御部は、上記複数のデータ入出力バスのうちの、使用しているデータ入出力バス及び上記使用しているデータ入出力バスに接続された上記シングルＰＩＯ基板が正常か否かを判断し、正常ではないと判断した場合は、上記使用しているデータ入出力バスとは異なるデータ入出力バス及び上記使用しているデータ入出力バスに接続された上記シングルＰＩＯ基板とは異なるシングルＰＩＯ基板が正常か否かを判断し、正常であると判断した場合は、上記異なるデータ入出力バス及び上記異なるシングルＰＩＯ基板を使用してデータ入出力制御を行うことを特徴とデータ入出力システム。 In the data input / output system according to claim 1 or 3.
The data input / output control unit determines whether or not the data input / output bus used and the single PIO board connected to the data input / output bus used among the plurality of data input / output buses are normal. If it is judged that it is not normal, it is different from the data input / output bus different from the data input / output bus used and the single PIO board connected to the data input / output bus used. It is determined whether the single PIO board is normal, and if it is judged to be normal, the data input / output control is performed using the different data input / output bus and the different single PIO board. system.
上記実行系データ入出力制御部は、使用している上記データ入出力バスとは異なるデータ入出力バス及び上記使用している上記データ入出力バスに接続された上記シングルＰＩＯ基板とは異なるシングルＰＩＯ基板が、正常ではないと判断した場合は、上記実行系データ入出力制御部によるデータ入出力制御を上記待機系データ入出力制御部によるデータ入出力制御に切り換えることを特徴とするデータ入出力システム。 In the data input / output system according to claim 2 .
The executing data output control unit is different from the single and the data output bus the single PIO board connected to the data output bus using different data output bus and said and you are using When the PIO board determines that it is not normal, the data input / output control by the active data input / output control unit is switched to the data input / output control by the standby data input / output control unit. system.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2018017319A JP2019133576A (en) | 2018-02-02 | 2018-02-02 | Data input/output system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2018017319A JP2019133576A (en) | 2018-02-02 | 2018-02-02 | Data input/output system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2019133576A JP2019133576A (en) | 2019-08-08 |
| JP2019133576A5 true JP2019133576A5 (en) | 2021-01-28 |
Family
ID=67547495
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2018017319A Pending JP2019133576A (en) | 2018-02-02 | 2018-02-02 | Data input/output system |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2019133576A (en) |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5416957A (en) * | 1977-07-08 | 1979-02-07 | Toshiba Corp | Computer system for process control |
| JPS6394301A (en) * | 1986-10-08 | 1988-04-25 | Nec Corp | Plant supervisory and controlling system |
| JP2555071B2 (en) * | 1987-05-08 | 1996-11-20 | 株式会社日立製作所 | System switching device |
| JP2000090016A (en) * | 1998-09-14 | 2000-03-31 | Ishikawajima Harima Heavy Ind Co Ltd | Input/output slave bus duplex method for digital control system |
| JP2000207373A (en) * | 1999-01-12 | 2000-07-28 | Fuji Electric Co Ltd | Process input-output device and method for controlling it |
| JP4054509B2 (en) * | 2000-04-19 | 2008-02-27 | 株式会社東芝 | Field device control system and computer-readable storage medium |
| US7065672B2 (en) * | 2001-03-28 | 2006-06-20 | Stratus Technologies Bermuda Ltd. | Apparatus and methods for fault-tolerant computing using a switching fabric |
-
2018
- 2018-02-02 JP JP2018017319A patent/JP2019133576A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2018014114A5 (en) | ||
| JP2015505388A5 (en) | ||
| JP2013235576A5 (en) | ||
| WO2014116861A3 (en) | Parallel processing with proactive solidarity cells | |
| DE602005015225D1 (en) | MEMORY COMMUNICATION DELAY IN A CHAINED MEMORY TOPOLOGY | |
| WO2015050594A3 (en) | Methods and apparatus for parallel processing | |
| JP2015527681A5 (en) | ||
| JP2014132490A5 (en) | ||
| WO2014113062A3 (en) | Io virtualization system and method using offload processors | |
| RU2015127991A (en) | A SYSTEM CONTAINING A CONTROL SUBSYSTEM AND A SYSTEM IN A VEHICLE (OPTIONS) | |
| JP2014049116A5 (en) | ||
| EP2784674A3 (en) | Asymmetric multi-core processor with native switching mechanism | |
| WO2008120120A3 (en) | Networked control system using logical addresses | |
| WO2009058497A3 (en) | Touch screen driver for resolving plural contemporaneous touches and methods for use therewith | |
| ATE555734T1 (en) | SURGICAL DEVICE CONNECTOR SYSTEM | |
| CA2549540A1 (en) | A task management control apparatus and method | |
| CN102541787A (en) | Serial switching using system and method | |
| JP2018536958A5 (en) | ||
| EP3803873A4 (en) | Methods for performing multiple memory operations in response to a single command and memory devices and systems employing the same | |
| EP2778935A3 (en) | Efficient Input/Output (I/O) operations | |
| WO2014078194A3 (en) | Information handling resources with external storage resource boot | |
| JP2013187590A5 (en) | Information processing apparatus, information processing apparatus control method, program, and recording medium | |
| JP2019133576A5 (en) | ||
| AU2018256636A1 (en) | Multi-processor computer architecture incorporating distributed multi-ported common memory modules | |
| WO2016014263A3 (en) | System and method for parallel processing using dynamically configurable proactive co-processing cells |