JP2018534847A5 - - Google Patents

Download PDF

Info

Publication number
JP2018534847A5
JP2018534847A5 JP2018517310A JP2018517310A JP2018534847A5 JP 2018534847 A5 JP2018534847 A5 JP 2018534847A5 JP 2018517310 A JP2018517310 A JP 2018517310A JP 2018517310 A JP2018517310 A JP 2018517310A JP 2018534847 A5 JP2018534847 A5 JP 2018534847A5
Authority
JP
Japan
Prior art keywords
symbols
sequence
clock signal
line
wire link
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2018517310A
Other languages
English (en)
Japanese (ja)
Other versions
JP2018534847A (ja
Filing date
Publication date
Priority claimed from US14/875,592 external-priority patent/US9735948B2/en
Application filed filed Critical
Priority claimed from PCT/US2016/051131 external-priority patent/WO2017062132A1/fr
Publication of JP2018534847A publication Critical patent/JP2018534847A/ja
Publication of JP2018534847A5 publication Critical patent/JP2018534847A5/ja
Pending legal-status Critical Current

Links

JP2018517310A 2015-10-05 2016-09-09 マルチレーンn階乗符号化通信システムおよび他のマルチワイヤ通信システム Pending JP2018534847A (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/875,592 2015-10-05
US14/875,592 US9735948B2 (en) 2013-10-03 2015-10-05 Multi-lane N-factorial (N!) and other multi-wire communication systems
PCT/US2016/051131 WO2017062132A1 (fr) 2015-10-05 2016-09-09 Systèmes de communications multifilaires multi-voies à factorielle n codées et autres systèmes de communication multifilaires

Publications (2)

Publication Number Publication Date
JP2018534847A JP2018534847A (ja) 2018-11-22
JP2018534847A5 true JP2018534847A5 (fr) 2019-09-26

Family

ID=56997556

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2018517310A Pending JP2018534847A (ja) 2015-10-05 2016-09-09 マルチレーンn階乗符号化通信システムおよび他のマルチワイヤ通信システム

Country Status (8)

Country Link
EP (1) EP3360278A1 (fr)
JP (1) JP2018534847A (fr)
KR (1) KR102520096B1 (fr)
CN (1) CN108141346A (fr)
AU (1) AU2016335548A1 (fr)
BR (1) BR112018006874A2 (fr)
TW (1) TW201714443A (fr)
WO (1) WO2017062132A1 (fr)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11437998B2 (en) 2020-04-30 2022-09-06 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated circuit including back side conductive lines for clock signals
CN113192950A (zh) 2020-04-30 2021-07-30 台湾积体电路制造股份有限公司 集成电路及其制造方法

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9711041B2 (en) * 2012-03-16 2017-07-18 Qualcomm Incorporated N-phase polarity data transfer
JP2013110554A (ja) * 2011-11-21 2013-06-06 Panasonic Corp 送信装置、受信装置及びシリアル伝送システム
US8996740B2 (en) * 2012-06-29 2015-03-31 Qualcomm Incorporated N-phase polarity output pin mode multiplexer
BR112015009346B1 (pt) * 2012-10-26 2022-10-11 Hitachi Kokusai Electric Inc Método de comunicação de multicanais para comunicação de rádio entre uma estação base e uma pluralidade de estações terminais
US9337997B2 (en) * 2013-03-07 2016-05-10 Qualcomm Incorporated Transcoding method for multi-wire signaling that embeds clock information in transition of signal state
US9639499B2 (en) * 2013-06-12 2017-05-02 Qualcomm Incorporated Camera control interface extension bus
US9755818B2 (en) * 2013-10-03 2017-09-05 Qualcomm Incorporated Method to enhance MIPI D-PHY link rate with minimal PHY changes and no protocol changes
US20150220472A1 (en) * 2014-02-05 2015-08-06 Qualcomm Incorporated Increasing throughput on multi-wire and multi-lane interfaces
EP3114792B1 (fr) * 2014-03-06 2021-06-09 Qualcomm Incorporated Circuit de recuperation d'horloge des signaux transmisses par de fils multiples

Similar Documents

Publication Publication Date Title
US10216690B2 (en) Single-wire interface bus transceiver system based on I2C-bus, and associated method for communication of single-wire interface bus
RU2011104005A (ru) Способ кодирования символов, способ декодирования символов, способ передачи символов из передатчика к приемнику, кодер, декодер и система для передачи символов из передатчика к приемнику
PH12019500094A1 (en) Transmission device, reception device, communication method, and integrated circuit
JP2016528588A5 (fr)
JP2016514430A5 (fr)
EP4243290A3 (fr) Adaptation de débit de tampon circulaire pour codes polaires
EP1594245A3 (fr) Dispositif et procédé de codage/décodage d'un code de blocs spatio-temporels dans un système de communication mobile utilisant un schéma à entrées et à sorties multiples
JP2017525187A5 (fr)
ZA201702984B (en) Inaudible signaling tone
JP2014532371A5 (fr)
JP2016528589A5 (fr)
WO2013019520A3 (fr) Système et procédé de communication client-serveur facilitant l'utilisation d'un appel de procédure à base de réseau
PH12016502481A1 (en) Image coding method, image coding apparatus, image decoding method and image decoding apparatus
JP2013532393A5 (fr)
JP2016539533A5 (fr)
JP2018501706A5 (fr)
JP2008061132A5 (fr)
JP2018506202A5 (fr)
JP2018511265A5 (fr)
RU2019110397A (ru) Способ передачи данных, устройство приемной стороны и устройство передающей стороны
JP2018534847A5 (fr)
RU2015150383A (ru) Способ арифметического и помехоустойчивого кодирования
WO2011118995A3 (fr) Procédé et appareil permettant de transmettre un signal en utilisant un codage de répétition dans un système de communication sans fil
JP2018510569A5 (fr)
RU2019101650A (ru) Устройство базовой станции, терминальное устройство и способ связи