JP2018525730A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2018525730A5 JP2018525730A5 JP2018502081A JP2018502081A JP2018525730A5 JP 2018525730 A5 JP2018525730 A5 JP 2018525730A5 JP 2018502081 A JP2018502081 A JP 2018502081A JP 2018502081 A JP2018502081 A JP 2018502081A JP 2018525730 A5 JP2018525730 A5 JP 2018525730A5
- Authority
- JP
- Japan
- Prior art keywords
- register
- data element
- input data
- shifted
- storing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 claims 11
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US14/803,728 | 2015-07-20 | ||
| US14/803,728 US10459731B2 (en) | 2015-07-20 | 2015-07-20 | Sliding window operation |
| PCT/US2016/041779 WO2017014979A1 (en) | 2015-07-20 | 2016-07-11 | Simd sliding window operation |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2018525730A JP2018525730A (ja) | 2018-09-06 |
| JP2018525730A5 true JP2018525730A5 (enExample) | 2020-01-30 |
| JP6737869B2 JP6737869B2 (ja) | 2020-08-12 |
Family
ID=56511938
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2018502081A Active JP6737869B2 (ja) | 2015-07-20 | 2016-07-11 | スライディングウィンドウ演算 |
Country Status (8)
| Country | Link |
|---|---|
| US (1) | US10459731B2 (enExample) |
| EP (1) | EP3326061B1 (enExample) |
| JP (1) | JP6737869B2 (enExample) |
| KR (1) | KR102092049B1 (enExample) |
| CN (1) | CN107873091B (enExample) |
| BR (1) | BR112018001183A2 (enExample) |
| CA (1) | CA2990249A1 (enExample) |
| WO (1) | WO2017014979A1 (enExample) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US11803377B2 (en) * | 2017-09-08 | 2023-10-31 | Oracle International Corporation | Efficient direct convolution using SIMD instructions |
| US11403727B2 (en) | 2020-01-28 | 2022-08-02 | Nxp Usa, Inc. | System and method for convolving an image |
| CN113887695A (zh) * | 2020-07-03 | 2022-01-04 | 北京君正集成电路股份有限公司 | 一种基于simd的卷积运算的并行优化方法 |
| US11586442B2 (en) | 2020-08-06 | 2023-02-21 | Nxp Usa, Inc. | System and method for convolving image with sparse kernels |
Family Cites Families (23)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5743239A (en) * | 1980-08-27 | 1982-03-11 | Hitachi Ltd | Data processor |
| US6009505A (en) * | 1996-12-02 | 1999-12-28 | Compaq Computer Corp. | System and method for routing one operand to arithmetic logic units from fixed register slots and another operand from any register slot |
| US5933650A (en) * | 1997-10-09 | 1999-08-03 | Mips Technologies, Inc. | Alignment and ordering of vector elements for single instruction multiple data processing |
| US6230253B1 (en) * | 1998-03-31 | 2001-05-08 | Intel Corporation | Executing partial-width packed data instructions |
| EP1261912A2 (en) * | 2000-03-08 | 2002-12-04 | Sun Microsystems, Inc. | Processing architecture having sub-word shuffling and opcode modification |
| DE10023319B4 (de) * | 2000-05-12 | 2008-07-10 | Man Roland Druckmaschinen Ag | Verfahren zum Umspulen von Thermotransferband zum Bebildern von Druckformen |
| US7126991B1 (en) | 2003-02-03 | 2006-10-24 | Tibet MIMAR | Method for programmable motion estimation in a SIMD processor |
| US7275147B2 (en) * | 2003-03-31 | 2007-09-25 | Hitachi, Ltd. | Method and apparatus for data alignment and parsing in SIMD computer architecture |
| GB2409065B (en) | 2003-12-09 | 2006-10-25 | Advanced Risc Mach Ltd | Multiplexing operations in SIMD processing |
| US7353244B2 (en) * | 2004-04-16 | 2008-04-01 | Marvell International Ltd. | Dual-multiply-accumulator operation optimized for even and odd multisample calculations |
| US7933405B2 (en) | 2005-04-08 | 2011-04-26 | Icera Inc. | Data access and permute unit |
| US7761694B2 (en) * | 2006-06-30 | 2010-07-20 | Intel Corporation | Execution unit for performing shuffle and other operations |
| US20080100628A1 (en) | 2006-10-31 | 2008-05-01 | International Business Machines Corporation | Single Precision Vector Permute Immediate with "Word" Vector Write Mask |
| GB2444744B (en) * | 2006-12-12 | 2011-05-25 | Advanced Risc Mach Ltd | Apparatus and method for performing re-arrangement operations on data |
| WO2008077803A1 (en) | 2006-12-22 | 2008-07-03 | Telefonaktiebolaget L M Ericsson (Publ) | Simd processor with reduction unit |
| CN101021832A (zh) * | 2007-03-19 | 2007-08-22 | 中国人民解放军国防科学技术大学 | 支持局部寄存和条件执行的64位浮点整数融合运算群 |
| CN100461095C (zh) * | 2007-11-20 | 2009-02-11 | 浙江大学 | 一种支持多模式的媒体增强流水线乘法单元设计方法 |
| JP2009282744A (ja) * | 2008-05-22 | 2009-12-03 | Toshiba Corp | 演算器及び半導体集積回路装置 |
| US9081501B2 (en) * | 2010-01-08 | 2015-07-14 | International Business Machines Corporation | Multi-petascale highly efficient parallel supercomputer |
| CN102012893B (zh) * | 2010-11-25 | 2012-07-18 | 中国人民解放军国防科学技术大学 | 一种可扩展向量运算装置 |
| US9588766B2 (en) * | 2012-09-28 | 2017-03-07 | Intel Corporation | Accelerated interlane vector reduction instructions |
| US9424031B2 (en) | 2013-03-13 | 2016-08-23 | Intel Corporation | Techniques for enabling bit-parallel wide string matching with a SIMD register |
| CN104699458A (zh) * | 2015-03-30 | 2015-06-10 | 哈尔滨工业大学 | 定点向量处理器及其向量数据访存控制方法 |
-
2015
- 2015-07-20 US US14/803,728 patent/US10459731B2/en active Active
-
2016
- 2016-07-11 CN CN201680039649.1A patent/CN107873091B/zh active Active
- 2016-07-11 BR BR112018001183-5A patent/BR112018001183A2/en not_active Application Discontinuation
- 2016-07-11 WO PCT/US2016/041779 patent/WO2017014979A1/en not_active Ceased
- 2016-07-11 CA CA2990249A patent/CA2990249A1/en not_active Abandoned
- 2016-07-11 EP EP16742134.6A patent/EP3326061B1/en active Active
- 2016-07-11 KR KR1020187001587A patent/KR102092049B1/ko active Active
- 2016-07-11 JP JP2018502081A patent/JP6737869B2/ja active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2017138964A5 (enExample) | ||
| JP2018525730A5 (enExample) | ||
| BR112015030001A2 (pt) | instruções de acesso à memória de múltiplos registradores, processadores, métodos e sistemas | |
| JP2015043216A5 (enExample) | ||
| GB2537533A (en) | A data processing apparatus and method for performing segmented operations | |
| JP2016530631A5 (enExample) | ||
| GB0801137D0 (en) | Apparatus and method for performing permutation operations on data | |
| JP2018525731A5 (enExample) | ||
| GB2571685A (en) | An apparatus and method for processing input operand values | |
| JP2016511470A5 (enExample) | ||
| JP2005025718A5 (enExample) | ||
| US20230325195A1 (en) | Replicating logic blocks to enable increased throughput with sequential enabling of input register blocks | |
| JP2016024789A5 (enExample) | ||
| JP2017107587A5 (enExample) | ||
| US9678716B2 (en) | Apparatus and method for performing absolute difference operation | |
| US20220206796A1 (en) | Multi-functional execution lane for image processor | |
| CN114746840B (zh) | 用于乘法和累加操作的处理器单元 | |
| CN107851016B (zh) | 向量算术指令 | |
| JP2019525294A5 (enExample) | ||
| GB2555315A (en) | Element size increasing instruction | |
| EP3326060B1 (en) | Mixed-width simd operations having even-element and odd-element operations using register pair for wide data elements | |
| CN107873091B (zh) | 用于滑动窗口运算的方法和设备 | |
| RU2017126055A (ru) | Электронное вычислительное устройство | |
| US9841979B2 (en) | Method and apparatus for shuffling data using hierarchical shuffle units | |
| JP2018005534A5 (enExample) |