JP2018037623A - Solid state imaging device - Google Patents

Solid state imaging device Download PDF

Info

Publication number
JP2018037623A
JP2018037623A JP2016172169A JP2016172169A JP2018037623A JP 2018037623 A JP2018037623 A JP 2018037623A JP 2016172169 A JP2016172169 A JP 2016172169A JP 2016172169 A JP2016172169 A JP 2016172169A JP 2018037623 A JP2018037623 A JP 2018037623A
Authority
JP
Japan
Prior art keywords
pixel
solid
shielding film
imaging device
state imaging
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2016172169A
Other languages
Japanese (ja)
Other versions
JP6804140B2 (en
Inventor
通弘 石川
Michihiro Ishikawa
通弘 石川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Information Systems Japan Corp
Original Assignee
Toshiba Information Systems Japan Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Information Systems Japan Corp filed Critical Toshiba Information Systems Japan Corp
Priority to JP2016172169A priority Critical patent/JP6804140B2/en
Publication of JP2018037623A publication Critical patent/JP2018037623A/en
Application granted granted Critical
Publication of JP6804140B2 publication Critical patent/JP6804140B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Abstract

PROBLEM TO BE SOLVED: To decrease crosstalk (color mixture) between pixel pairs adjacent in the vertical direction and a reduction in sensitivity of image surface phase difference pixels arranged behind one micro-lens.SOLUTION: In a solid state imaging device, one micro-lens 11, and image surface phase difference pixels that is a pixel pair formed by including one pair of a first pixel and a second pixel arranged behind the one micro-lens 11, are arranged in plurality adjacent to each other in the vertical direction and horizontal direction on a plane. The solid state imaging device comprises: a peripheral part light blocking film 16 that is arranged to surround a peripheral part of the pixel pair on the plane; a device separation area part 13 that is provided in an area of each of the pixel pair 12 where the first pixel and second pixel are adjacent to each other; and a projecting light blocking film 17 that is arranged projecting from a portion of each of the pixel pair 12 at which the peripheral part light blocking film 16 and the device separation area part 13 intersect with each other on the plane toward the central part of the device separation area part 13.SELECTED DRAWING: Figure 7

Description

この発明は、CMOSイメージセンサなどによって構成される固体撮像素子に関するものであり、更に詳しくは、位相差検出方式によるAF(オートフォーカス)処理のための機構を備える固体撮像素子に関するものである。   The present invention relates to a solid-state image sensor constituted by a CMOS image sensor or the like, and more particularly to a solid-state image sensor provided with a mechanism for AF (autofocus) processing by a phase difference detection method.

従来のAF処理のための機構を備える固体撮像素子としては、特許文献1に記載されてるものが知られている。この固体撮像素子は、半導体基板上に形成され、入射光を光電変換する光電変換部と、光電変換部の上層に形成され、入射光を光電変換部に導く導波路と、導波路の開口付近に形成され、導波路に入射する入射光の一部を遮光する遮光部とを有する位相差検出画素を備える。これによって、加工容易性とともに、測距精度を高めることができるものである。   As a conventional solid-state imaging device having a mechanism for AF processing, one described in Patent Document 1 is known. This solid-state imaging device is formed on a semiconductor substrate, photoelectrically converts a photoelectric conversion portion of incident light, is formed in an upper layer of the photoelectric conversion portion, and guides the incident light to the photoelectric conversion portion, and near the opening of the waveguide And a phase difference detection pixel having a light shielding portion for shielding a part of incident light incident on the waveguide. As a result, the distance measurement accuracy can be improved along with the ease of processing.

また、特許文献2には、遮光部を薄化することなく、受光感度を向上させることができる固体撮像素子および固体撮像素子の製造方法が開示されている。この特許文献2の発明の固体撮像素子は、半導体層と、遮光部とを備える。半導体層は、複数の光電変換素子が2次元アレイ状に配列される。遮光部は、半導体層の内部に設けられ、半導体層との界面が絶縁膜によって被覆される遮光部材を有する。さらに、遮光部は、遮光領域と、素子分離領域とを備える。遮光領域は、半導体層の内部における光電変換素子の受光面側に設けられて光電変換素子へ特定の方向から入射する光を遮断する。素子分離領域は、遮光領域から複数の光電変換素子の間へ向け、半導体層の深さ方向へ凸設されて複数の光電変換素子を電気的光学的に素子分離するものである。   Patent Document 2 discloses a solid-state imaging device and a method for manufacturing the solid-state imaging device that can improve the light receiving sensitivity without thinning the light shielding portion. The solid-state imaging device according to the invention of Patent Document 2 includes a semiconductor layer and a light shielding portion. In the semiconductor layer, a plurality of photoelectric conversion elements are arranged in a two-dimensional array. The light shielding part is provided inside the semiconductor layer and has a light shielding member whose interface with the semiconductor layer is covered with an insulating film. Furthermore, the light shielding part includes a light shielding region and an element isolation region. The light shielding region is provided on the light receiving surface side of the photoelectric conversion element inside the semiconductor layer, and blocks light incident on the photoelectric conversion element from a specific direction. The element isolation region is provided so as to protrude from the light shielding region to the space between the plurality of photoelectric conversion elements in the depth direction of the semiconductor layer so as to electro-optically isolate the plurality of photoelectric conversion elements.

更に、特許文献3の発明は、シリコン基板23の、位相差検出画素40L,40Rそれぞれのフォトダイオード24の間(素子分離領域)に、トレンチ71が形成されている。さらに、位相差検出画素40Lと隣接する撮像画素それぞれのフォトダイオード24の間、および、位相差検出画素40Lと隣接する撮像画素それぞれのフォトダイオード24の間には、トレンチ72が形成されている。   Furthermore, in the invention of Patent Document 3, a trench 71 is formed between the photodiodes 24 (element isolation regions) of the phase difference detection pixels 40L and 40R on the silicon substrate 23. Further, trenches 72 are formed between the photodiodes 24 of the imaging pixels adjacent to the phase difference detection pixel 40L and between the photodiodes 24 of the imaging pixels adjacent to the phase difference detection pixel 40L.

上記特許文献3の発明の構造によれば、トレンチ71により、隣接する位相差検出画素40L,40R同士の間の混色を抑えることができ、トレンチ72により、位相差検出画素40L,40Rそれぞれと、隣接する撮像画素20との間の混色を抑えることができる。   According to the structure of the above-mentioned patent document 3, the trench 71 can suppress color mixing between the adjacent phase difference detection pixels 40L and 40R, and the trench 72 can reduce the phase difference detection pixels 40L and 40R, respectively. Color mixing between adjacent imaging pixels 20 can be suppressed.

特開2015−15296号公報Japanese Patent Laying-Open No. 2015-15296 特開2015−32640号公報JP2015-32640A 特開2015−60855号公報Japanese Patent Laying-Open No. 2015-60855

更に、図1と図2に示されるように、1つのマイクロレンズ101と、上記1つのマイクロレンズ101の背後に配置された第1の画素102Lと第2の画素102Rを1組含む画素ペア102で構成する像面位相差画素と、を備える固体撮像素子が知られている。この固体撮像素子は、マイクロレンズ101及び画素ペア102が、平面において縦方向と横方向に複数隣接して配置された構成を有する。   Further, as shown in FIGS. 1 and 2, a pixel pair 102 including one microlens 101 and a first pixel 102 </ b> L and a second pixel 102 </ b> R disposed behind the one microlens 101. There is known a solid-state imaging device including an image plane phase difference pixel configured by: This solid-state imaging device has a configuration in which a plurality of microlenses 101 and pixel pairs 102 are arranged adjacent to each other in a vertical direction and a horizontal direction on a plane.

上記の固体撮像素子では、各画素ペア102において第1の画素102L、第2の画素102Rが隣接する間の領域Cと、第1の画素102L、第2の画素102Rの底部及び側面部に、素子分離領域部103が設けられている。また、素子分離領域部103の上部には、遮光膜104が配置される。   In the above-described solid-state imaging device, in each pixel pair 102, the region C between the first pixel 102L and the second pixel 102R and the bottom and side portions of the first pixel 102L and the second pixel 102R, An element isolation region 103 is provided. A light shielding film 104 is disposed on the element isolation region 103.

上記のような固体撮像素子において、図2に示されるように、1つのマイクロレンズ101における中央部の上方から到来する光lは、領域Cの上部に配置された遮光膜104により遮断される。この結果、この固体撮像素子においては、感度の低下が生じるという問題がある。   In the solid-state imaging device as described above, as shown in FIG. 2, the light l arriving from above the central portion of one microlens 101 is blocked by the light shielding film 104 disposed above the region C. As a result, this solid-state imaging device has a problem that sensitivity is lowered.

上記に対し、図3、図4に示すように、図1及び図2に示す構成の固体撮像素子において、領域Cの上部に配置された遮光膜104を除去した構成とした固体撮像素子を考える。図3及び図4は、画素ペア102が、平面において縦方向に隣接する2ペアを示す。   In contrast to the above, as shown in FIGS. 3 and 4, the solid-state imaging device having the configuration shown in FIGS. 1 and 2 is configured by removing the light-shielding film 104 disposed above the region C. . 3 and 4 show two pairs in which the pixel pair 102 is adjacent in the vertical direction in the plane.

上記の構成では、縦方向に隣接する2ペアにおいて、一方の素子分離領域部103へ入射した光lによって図4に示されるように電子eが生成される。この電子eが隣接する他方の画素ペア102に到達し、クロストーク(混色)が生じるという問題がある。   In the above configuration, the electrons e are generated as shown in FIG. 4 by the light l incident on one element isolation region 103 in two pairs adjacent in the vertical direction. There is a problem that this electron e reaches the other adjacent pixel pair 102 and crosstalk (color mixing) occurs.

更に、クロストーク(混色)を改善するために、図1及び図2に示す構成の固体撮像素子において、平面の縦方向に隣接する画素ペア102における隣接位置のみ、素子分離領域部の上部に配置された遮光膜104Wの幅を広く構成することが考えられている(図5、図6)。   Further, in order to improve crosstalk (color mixing), in the solid-state imaging device having the configuration shown in FIGS. 1 and 2, only the adjacent position in the pixel pair 102 adjacent in the vertical direction of the plane is arranged above the element isolation region. It is considered that the width of the light shielding film 104W formed is wide (FIGS. 5 and 6).

この構成の固体撮像素子によれば、幅広の遮光膜104Wの上部から入射した光lは、遮光膜104Wによって遮断され、第1の画素102L(第2の画素102R)へ到達できないため、感度が低下するという問題がある。   According to the solid-state imaging device having this configuration, the light l incident from above the wide light shielding film 104W is blocked by the light shielding film 104W and cannot reach the first pixel 102L (second pixel 102R). There is a problem of lowering.

本発明はこのような固体撮像素子が有する問題を解決せんとしてなされたもので、その目的は、縦方向に隣接する画素ペア間におけるクロストーク(混色)や1つのマイクロレンズの背後に配置された像面位相差画素における感度の低下を、低減させることが可能な固体撮像素子を提供することである。   The present invention has been made as a solution to the problems of such a solid-state imaging device, and its purpose is to arrange crosstalk (color mixing) between pixel pairs adjacent in the vertical direction or behind one microlens. It is an object of the present invention to provide a solid-state imaging device capable of reducing a decrease in sensitivity in an image plane phase difference pixel.

本発明に係る固体撮像素子は、1つのマイクロレンズと、前記1つのマイクロレンズの背後に配置された第1の画素と第2の画素を1組含んで構成される画素ペアである像面位相差画素とが、平面において縦方向と横方向に複数隣接し配置された固体撮像素子において、平面の前記画素ペア周縁部を囲繞するように配置された周縁部遮光膜と、各画素ペアにおいて前記第1の画素と前記第2の画素が隣接する領域に設けられた素子分離領域部と、各画素ペアにおいて前記周縁部遮光膜と前記素子分離領域部とが平面で交差する部位から前記素子分離領域部の中央部へ向かって突出されて配置された突出遮光膜とを有することを特徴とする。   The solid-state imaging device according to the present invention is an image plane position that is a pixel pair configured to include one microlens and one set of a first pixel and a second pixel disposed behind the one microlens. In a solid-state imaging device in which a plurality of phase difference pixels are arranged adjacent to each other in a vertical direction and a horizontal direction in a plane, a peripheral portion light shielding film disposed so as to surround the peripheral portion of the pixel pair in the plane, and the pixel pair in each pixel pair The element isolation region portion provided in a region where the first pixel and the second pixel are adjacent to each other, and the element isolation from a portion where each of the pixel light pairs intersects the peripheral portion light shielding film and the element isolation region portion in a plane. And a projecting light-shielding film disposed so as to project toward the center of the region.

本発明に係る固体撮像素子では、前記周縁部遮光膜と前記突出遮光膜とは一体に形成されていることを特徴とする。   In the solid-state imaging device according to the present invention, the peripheral edge light shielding film and the protruding light shielding film are integrally formed.

本発明に係る固体撮像素子では、前記周縁部遮光膜は、平面においていずれの位置においても同一幅で形成されていることを特徴とする。   In the solid-state imaging device according to the present invention, the peripheral edge light-shielding film is formed with the same width at any position on the plane.

本発明に係る固体撮像素子では、前記突出遮光膜の突出した方向の寸法は、隣接する画素ペアにおいて生じるクロストークを防止できる長さとされていることを特徴とする。   In the solid-state imaging device according to the present invention, the dimension of the projecting light-shielding film in the projecting direction is set to a length that can prevent crosstalk occurring in adjacent pixel pairs.

本発明に係る固体撮像素子では、各画素ペアにおいて、前記1つのマイクロレンズと1組の前記第1の画素と前記第2の画素との間に、1つのカラーフィルタが介装されていることを特徴とする。   In the solid-state imaging device according to the present invention, in each pixel pair, one color filter is interposed between the one microlens, the set of the first pixel, and the second pixel. It is characterized by.

本発明に係る固体撮像素子では、各画素ペアのカラーフィルタの色は、全画素ペアについてベイヤー配列とされていることを特徴とする。   The solid-state imaging device according to the present invention is characterized in that the color filter color of each pixel pair is a Bayer array for all pixel pairs.

本発明の固体撮像素子は、1つのマイクロレンズと、前記1つのマイクロレンズの背後に配置された第1の画素と第2の画素を1組含んで構成される画素ペアである像面位相差画素が、平面において縦方向と横方向に複数隣接し配置された固体撮像素子において、平面の前記画素ペア周縁部を囲繞するように配置された周縁部遮光膜と、各画素ペアにおいて前記第1の画素と前記第2の画素が隣接する領域に設けられた素子分離領域部と、各画素ペアにおいて前記周縁部遮光膜と前記素子分離領域部とが平面で交差する部位から前記素子分離領域部の中央部へ向かって突出されて配置された突出遮光膜とを有するので、縦方向に隣接する画素ペア間におけるクロストーク(混色)や1つのマイクロレンズの背後に配置された1組の第1の画素と第2の画素における感度の低下を、低減させることが可能である。   The solid-state imaging device of the present invention includes an image plane phase difference that is a pixel pair including one microlens, and a first pixel and a second pixel disposed behind the one microlens. In a solid-state imaging device in which a plurality of pixels are arranged adjacent to each other in a vertical direction and a horizontal direction on a plane, a peripheral portion light-shielding film disposed so as to surround the peripheral portion of the pixel pair on the plane, and the first in each pixel pair The element isolation region portion provided in a region where the second pixel and the second pixel are adjacent to each other, and the element isolation region portion from a portion where the peripheral light shielding film and the element isolation region portion intersect in a plane in each pixel pair A projecting light-shielding film disposed so as to project toward the central portion of the pixel, so that crosstalk (color mixing) between pixel pairs adjacent in the vertical direction and a set of firsts disposed behind one microlens. Pixels The reduction in sensitivity in the second pixel, it is possible to reduce.

第1の従来例に係る固体撮像素子の平面図。The top view of the solid-state image sensor which concerns on a 1st prior art example. 図1のI−I断面図。II sectional drawing of FIG. 第2の従来例に係る固体撮像素子の平面図。The top view of the solid-state image sensor which concerns on a 2nd prior art example. 図3のII−II断面図。II-II sectional drawing of FIG. 第3の従来例に係る固体撮像素子の平面図。The top view of the solid-state image sensor concerning a 3rd prior art example. 図5のIII−III断面図。III-III sectional drawing of FIG. 本発明に係る固体撮像素子の実施形態の平面図。The top view of the embodiment of the solid-state image sensing device concerning the present invention. 図7のA−A断面図。AA sectional drawing of FIG. 図7のB−B断面図。BB sectional drawing of FIG. 本発明に係る固体撮像素子の実施形態のカラーフィルタの配列を示す平面図。The top view which shows the arrangement | sequence of the color filter of embodiment of the solid-state image sensor which concerns on this invention. 本発明に係る固体撮像素子の実施形態の遮光膜のみの平面図。The top view of only the light shielding film of embodiment of the solid-state image sensor which concerns on this invention.

以下添付図面を参照して、本発明に係る固体撮像素子の実施形態を説明する。各図において同一の構成要素には同一の符号を付して重複する説明を省略する。図7に、本発明に係る固体撮像素子の実施形態の平面図を示し、図8にA−A断面図を示し、図9にB−B断面図を示す。本実施形態に係る固体撮像素子は、CMOSイメージセンサなどによって構成され、1つのマイクロレンズ11と、上記1つのマイクロレンズ11の背後に配置された第1の画素(フォトダイオード)12Lと第2の画素(フォトダイオード)12Rを1組含んで構成される画素ペア12である像面位相差画素とが、平面において縦方向と横方向に複数隣接して配置されている。図7においては、縦方向に隣接する2つの画素ペア12を示している。全ての画素ペア12の第1の画素12L、第2の画素12Rは、例えば、撮像処理前のAF処理の際には像面位相差画素として用いられ、撮像処理の際には同じく全ての画素ペア12の第1の画素12L、第2の画素12Rが撮像素子として用いられる。   Embodiments of a solid-state imaging device according to the present invention will be described below with reference to the accompanying drawings. In the drawings, the same components are denoted by the same reference numerals, and redundant description is omitted. FIG. 7 shows a plan view of an embodiment of a solid-state imaging device according to the present invention, FIG. 8 shows a cross-sectional view along AA, and FIG. 9 shows a cross-sectional view along BB. The solid-state imaging device according to the present embodiment includes a CMOS image sensor or the like, and includes one microlens 11, a first pixel (photodiode) 12L disposed behind the one microlens 11, and a second. A plurality of image plane phase difference pixels, which are pixel pairs 12 including one set of pixels (photodiodes) 12R, are arranged adjacent to each other in the vertical and horizontal directions on a plane. In FIG. 7, two pixel pairs 12 adjacent in the vertical direction are shown. The first pixel 12L and the second pixel 12R of all the pixel pairs 12 are used as, for example, an image plane phase difference pixel in the AF process before the imaging process, and all the same pixels in the imaging process. The first pixel 12L and the second pixel 12R of the pair 12 are used as an image sensor.

1組の第1の画素12L、第2の画素12Rは、それぞれ、その底部と側壁部に素子分離領域部13が設けられている。1組の第1の画素12L、第2の画素12Rの上面と素子分離領域部13の上面は同じ高さとされている。   Each set of the first pixel 12L and the second pixel 12R is provided with an element isolation region 13 at the bottom and side walls thereof. The top surfaces of the pair of first pixels 12L and second pixels 12R and the top surface of the element isolation region 13 are set to the same height.

1つのマイクロレンズ11と1組の第1の画素12L、第2の画素12Rとの間には、平坦化層14が設けられている。平坦化層14内の上側の位置には、1組の第1の画素12L、第2の画素12Rの表面領域を覆う大きさのカラーフィルタ15が介装されている。即ち、上記1つのマイクロレンズ11と上記1組の第1の画素12L、第2の画素12Rとの間に、1つのカラーフィルタが介装されている   A planarization layer 14 is provided between one microlens 11 and a pair of first pixel 12L and second pixel 12R. A color filter 15 having a size covering the surface area of the pair of the first pixel 12L and the second pixel 12R is interposed at an upper position in the planarization layer 14. That is, one color filter is interposed between the one microlens 11 and the one set of the first pixel 12L and the second pixel 12R.

各画素ペア12のカラーフィルタ15の色は、全画素ペアについて図10に示すようにベイヤー配列とすることができる。図10において、Rは赤色を透過させるカラーフィルタを示し、Gは緑色を透過させるカラーフィルタを示し、Bは青色を透過させるカラーフィルタを示す。ベイヤー配列は一例に過ぎない。   The color of the color filter 15 of each pixel pair 12 can be a Bayer array as shown in FIG. 10 for all pixel pairs. In FIG. 10, R represents a color filter that transmits red, G represents a color filter that transmits green, and B represents a color filter that transmits blue. The Bayer arrangement is only an example.

平面の上記画素ペア12の周縁部を囲繞するように周縁部遮光膜16が配置されている。この周縁部遮光膜16は、遮光膜のみの平面図である図11に示すように、いずれの位置においても同一幅に形成されている。   A peripheral portion light shielding film 16 is disposed so as to surround the peripheral portion of the planar pixel pair 12. As shown in FIG. 11, which is a plan view of only the light shielding film, the peripheral edge light shielding film 16 is formed to have the same width at any position.

各画素ペア12において上記周縁部遮光膜16と上記素子分離領域部13とが平面で交差する部位X(図7)から上記素子分離領域部13の中央部へ向かって突出遮光膜17が突出されて配置されている。周縁部遮光膜16と突出遮光膜17により構成される遮光膜のみの平面である図11から明らかなように、上記周縁部遮光膜16と上記突出遮光膜17とは一体に形成されている。上記突出遮光膜17の突出した方向の寸法は、隣接する画素ペア12において生じるクロストークを防止できる長さとされている。   In each pixel pair 12, a projecting light shielding film 17 projects from a portion X (FIG. 7) where the peripheral light shielding film 16 and the element isolation region 13 intersect at a plane toward the center of the element isolation region 13. Are arranged. As is apparent from FIG. 11, which is a plane of only the light shielding film constituted by the peripheral light shielding film 16 and the protruding light shielding film 17, the peripheral light shielding film 16 and the protruding light shielding film 17 are integrally formed. The dimension of the protruding light shielding film 17 in the protruding direction is set to a length that can prevent crosstalk occurring in the adjacent pixel pair 12.

即ち、隣接する一方の画素ペア12のマイクロレンズ11から入射した光によって素子分離領域部13で電子eが生成されるが、この電子eが隣接する他方の画素ペア12に到達しないように、入射する光を遮断できる長さに上記突出遮光膜17が突出していれば良い。これ以上中心に近い位置までの長さであると、感度の低下を来すので、上記の寸法とすると好適である。   That is, electrons e are generated in the element isolation region 13 by the light incident from the microlenses 11 of one adjacent pixel pair 12, but are incident so that the electrons e do not reach the other adjacent pixel pair 12. It is only necessary that the protruding light shielding film 17 protrudes to a length that can block light to be transmitted. If the length is closer to the center than this, the sensitivity is lowered, so the above dimensions are preferable.

また、上記周縁部遮光膜16が画素ペア12の周縁を囲繞しているため、隣接する画素ペア12ではそれぞれにおいて、マイクロレンズ11から周縁部遮光膜16へ向かって入射した光を遮断することができる。   Further, since the peripheral edge light shielding film 16 surrounds the peripheral edge of the pixel pair 12, in each adjacent pixel pair 12, light incident from the microlens 11 toward the peripheral edge light shielding film 16 can be blocked. it can.

以上のように構成された本実施形態に係る固体撮像素子では、縦方向に隣接する2ペアの画素ペア12において、図8に示すように、一方の画素ペア12のマイクロレンズ11から素子分離領域部13へ向かって光lが入射したとしても、突出遮光膜17によってそれ以上の侵入が遮断される。即ち、図4に示されるように電子eが生成されることがなく、クロストーク(混色)を抑制することができる。   In the solid-state imaging device according to the present embodiment configured as described above, in the two pairs of pixels 12 adjacent in the vertical direction, as illustrated in FIG. 8, the element isolation region is separated from the microlens 11 of one pixel pair 12. Even if the light l is incident on the portion 13, the protruding light shielding film 17 blocks further intrusion. That is, as shown in FIG. 4, electrons e are not generated, and crosstalk (color mixing) can be suppressed.

また、隣接する画素ペア12の隣接部付近において、上記の画素ペア12のマイクロレンズ11から入射した光lは、遮断されることなく、第1の画素12L(第2の画素12R)へと進むことができる。即ち、図6に示されるように入射した光lが周縁部遮光膜16によって遮断されることがない。このため、上記のような光lが第1の画素12L(第2の画素12R)へ到達できないことを原因とする感度低下を抑制することができる。   Further, in the vicinity of the adjacent portion of the adjacent pixel pair 12, the light l incident from the microlens 11 of the pixel pair 12 proceeds to the first pixel 12L (second pixel 12R) without being blocked. be able to. That is, as shown in FIG. 6, the incident light l is not blocked by the peripheral light shielding film 16. For this reason, it is possible to suppress a decrease in sensitivity due to the fact that the light l as described above cannot reach the first pixel 12L (second pixel 12R).

11 マイクロレンズ
12 画素ペア
12L 第1の画素
12R 第2の画素
13 素子分離領域部
14 平坦化層
15 カラーフィルタ
16 周縁部遮光膜
17 突出遮光膜
DESCRIPTION OF SYMBOLS 11 Micro lens 12 Pixel pair 12L 1st pixel 12R 2nd pixel 13 Element isolation region part 14 Flattening layer 15 Color filter 16 Peripheral part light shielding film 17 Protruding light shielding film

Claims (6)

1つのマイクロレンズと、前記1つのマイクロレンズの背後に配置された第1の画素と第2の画素を1組含んで構成される画素ペアである像面位相差画素とが、平面において縦方向と横方向に複数隣接し配置された固体撮像素子において、
平面の前記画素ペア周縁部を囲繞するように配置された周縁部遮光膜と、
各画素ペアにおいて前記第1の画素と前記第2の画素が隣接する領域に設けられた素子分離領域部と、
各画素ペアにおいて前記周縁部遮光膜と前記素子分離領域部とが平面で交差する部位から前記素子分離領域部の中央部へ向かって突出されて配置された突出遮光膜と
を有することを特徴とする固体撮像素子。
One microlens and an image plane phase difference pixel that is a pixel pair including one set of a first pixel and a second pixel disposed behind the one microlens are arranged in a vertical direction on a plane. And a solid-state imaging device arranged in a plurality of lateral directions,
A peripheral light shielding film disposed so as to surround the peripheral edge of the pixel pair in a plane;
In each pixel pair, an element isolation region provided in a region where the first pixel and the second pixel are adjacent to each other;
In each pixel pair, the peripheral light-shielding film and the element isolation region part have a protruding light-shielding film disposed so as to protrude from a portion where the element isolation region part intersects in a plane toward the center of the element isolation region part. A solid-state imaging device.
前記周縁部遮光膜と前記突出遮光膜とは一体に形成されていることを特徴とする請求項1に記載の固体撮像素子。   The solid-state imaging device according to claim 1, wherein the peripheral light shielding film and the protruding light shielding film are integrally formed. 前記周縁部遮光膜は、平面においていずれの位置においても同一幅で形成されていることを特徴とする請求項1または2に記載の固体撮像素子。   3. The solid-state imaging device according to claim 1, wherein the peripheral edge light-shielding film is formed with the same width at any position on a plane. 前記突出遮光膜の突出した方向の寸法は、隣接する画素ペアにおいて生じるクロストークを防止できる長さとされていることを特徴とする請求項1乃至3のいずれか1項に記載の固体撮像素子。   4. The solid-state imaging device according to claim 1, wherein a dimension of the projecting light shielding film in a projecting direction is a length capable of preventing crosstalk generated in adjacent pixel pairs. 各画素ペアにおいて、前記1つのマイクロレンズと1組の前記第1の画素と前記第2の画素との間に、1つのカラーフィルタが介装されていることを特徴とする請求項1乃至4のいずれか1項に記載の固体撮像素子。   5. In each pixel pair, one color filter is interposed between the one microlens, the set of the first pixel, and the second pixel. The solid-state image sensor of any one of these. 各画素ペアのカラーフィルタの色は、全画素ペアについてベイヤー配列とされていることを特徴とする請求項5に記載の固体撮像素子。


6. The solid-state image pickup device according to claim 5, wherein the color filter color of each pixel pair is a Bayer array for all pixel pairs.


JP2016172169A 2016-09-02 2016-09-02 Solid-state image sensor Active JP6804140B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2016172169A JP6804140B2 (en) 2016-09-02 2016-09-02 Solid-state image sensor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2016172169A JP6804140B2 (en) 2016-09-02 2016-09-02 Solid-state image sensor

Publications (2)

Publication Number Publication Date
JP2018037623A true JP2018037623A (en) 2018-03-08
JP6804140B2 JP6804140B2 (en) 2020-12-23

Family

ID=61566034

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2016172169A Active JP6804140B2 (en) 2016-09-02 2016-09-02 Solid-state image sensor

Country Status (1)

Country Link
JP (1) JP6804140B2 (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012199583A (en) * 2005-09-12 2012-10-18 Intellectual Venturesii Llc Image sensor with decreased optical interference
JP2014116472A (en) * 2012-12-10 2014-06-26 Canon Inc Solid-state image pickup device and method for manufacturing the same
JP2015012127A (en) * 2013-06-28 2015-01-19 ソニー株式会社 Solid state image sensor and electronic apparatus
JP2015060855A (en) * 2013-09-17 2015-03-30 ソニー株式会社 Solid state imaging device, manufacturing method therefor, and electronic apparatus
JP2015177429A (en) * 2014-03-17 2015-10-05 ソニー株式会社 Solid-state imaging apparatus, driving method thereof, and electronic apparatus

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012199583A (en) * 2005-09-12 2012-10-18 Intellectual Venturesii Llc Image sensor with decreased optical interference
JP2014116472A (en) * 2012-12-10 2014-06-26 Canon Inc Solid-state image pickup device and method for manufacturing the same
JP2015012127A (en) * 2013-06-28 2015-01-19 ソニー株式会社 Solid state image sensor and electronic apparatus
JP2015060855A (en) * 2013-09-17 2015-03-30 ソニー株式会社 Solid state imaging device, manufacturing method therefor, and electronic apparatus
JP2015177429A (en) * 2014-03-17 2015-10-05 ソニー株式会社 Solid-state imaging apparatus, driving method thereof, and electronic apparatus

Also Published As

Publication number Publication date
JP6804140B2 (en) 2020-12-23

Similar Documents

Publication Publication Date Title
US8716769B2 (en) Image sensors including color adjustment path
KR102577844B1 (en) Image sensor
US10074684B2 (en) Image pickup device with pixels having non-intersecting substrate trenches therebetween
KR102306670B1 (en) image sensor and manufacturing method thereof
KR102497812B1 (en) Image sensor
KR102431210B1 (en) Image sensor having phase difference detection pixel
JP2009021415A (en) Solid-state imaging apparatus and manufacturing method thereof
KR102539472B1 (en) Methods of manufacturing a image sensor
TW201535695A (en) Solid-state imaging device
JP2013243324A5 (en)
KR102622057B1 (en) Image sensor
EP3509107B1 (en) Image sensors
JP2013229446A (en) Solid-state image sensor and method for manufacturing the same
KR20200051867A (en) Image sensor and method of forming the same
JP2015146356A (en) Solid-state imaging device and method of manufacturing the same
US11412166B2 (en) Image sensor including photoelectric conversion layer with plural regions that extend under pixel transistors
KR102637626B1 (en) Image sensor
US10672811B2 (en) Image sensing device
US9215361B2 (en) Array cameras with light barriers
US20230040060A1 (en) Image sensor
JP6804140B2 (en) Solid-state image sensor
US20150130003A1 (en) Image sensor and method for fabricating the same
KR102539389B1 (en) Solid-state image sensor
WO2018207345A1 (en) Solid-state image pickup device
JP6776079B2 (en) Solid-state image sensor and its manufacturing method

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20190805

RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20190805

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20200630

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20200804

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20201005

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20201201

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20201201

R150 Certificate of patent or registration of utility model

Ref document number: 6804140

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250