JP2018006575A - Method of processing laminated wafer - Google Patents

Method of processing laminated wafer Download PDF

Info

Publication number
JP2018006575A
JP2018006575A JP2016131641A JP2016131641A JP2018006575A JP 2018006575 A JP2018006575 A JP 2018006575A JP 2016131641 A JP2016131641 A JP 2016131641A JP 2016131641 A JP2016131641 A JP 2016131641A JP 2018006575 A JP2018006575 A JP 2018006575A
Authority
JP
Japan
Prior art keywords
gan layer
laminated wafer
silicon substrate
annular
vicinity
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2016131641A
Other languages
Japanese (ja)
Inventor
陽平 山下
Yohei Yamashita
陽平 山下
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Disco Corp
Original Assignee
Disco Abrasive Systems Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Disco Abrasive Systems Ltd filed Critical Disco Abrasive Systems Ltd
Priority to JP2016131641A priority Critical patent/JP2018006575A/en
Publication of JP2018006575A publication Critical patent/JP2018006575A/en
Pending legal-status Critical Current

Links

Abstract

PROBLEM TO BE SOLVED: To provide a laminated wafer processing method capable of preventing reduction in quality of a GaN layer.SOLUTION: The laminated wafer processing method according to one embodiment of the present invention includes: a laminated wafer generation step for generating a laminated wafer 6 by laminating a GaN layer 4 on an upper surface of a silicon substrate 2: and an annular crack formation step for forming an annular modified layer 16 in the inside of the silicon substrate 2 in the vicinity of an outer periphery by positioning a focus point FP on the inside of the silicon substrate 2 in the vicinity of the outer periphery and irradiating the laminated wafer with a laser beam LB of wavelength having transmissivity to the laminated wafer 6, and forming an annular crack 18 extended from the annular modified layer 16 up to an upper surface of the GaN layer 4 in the outer peripheral vicinity of the GaN layer 4.SELECTED DRAWING: Figure 2

Description

本発明は、シリコン基板の上面にGaN(窒化ガリウム)層を積層させた積層ウエーハの加工方法に関する。   The present invention relates to a method for processing a laminated wafer in which a GaN (gallium nitride) layer is laminated on an upper surface of a silicon substrate.

IC、LSI、LED、パワーデバイス等の複数のデバイスが分割予定ラインによって区画され表面に形成されたウエーハは、切削ブレードを回転可能に備えたダイシング装置、レーザー光線を照射して加工を施すレーザー加工装置等によって個々のデバイスに分割される。分割された各デバイスは、携帯電話、パソコン、照明機器等の電気機器に利用されている。   A wafer formed by dividing a plurality of devices such as ICs, LSIs, LEDs, and power devices on the surface by dividing lines, a dicing device having a cutting blade that can be rotated, and a laser processing device that performs processing by irradiating a laser beam Etc. to be divided into individual devices. Each of the divided devices is used for electric devices such as mobile phones, personal computers, and lighting devices.

一般的にIC、LSIはシリコン基板の上面に複数の回路が積層されて形成されるが、LED、パワーデバイスは、SiC(炭化ケイ素)基板、GaN基板の上面に複数の回路が積層されて形成される。また、GaN基板を生成するには生産性が悪くコストが掛かり高額になることから、シリコン基板の上面にGaN層を成長させて積層させる技術が提案されている(たとえば特許文献1及び2参照。)。   ICs and LSIs are generally formed by stacking multiple circuits on the top surface of a silicon substrate, while LEDs and power devices are formed by stacking multiple circuits on the top surface of a SiC (silicon carbide) substrate and GaN substrate. Is done. Further, since the productivity is low and the cost is high to produce a GaN substrate, a technique for growing and stacking a GaN layer on the upper surface of a silicon substrate has been proposed (see, for example, Patent Documents 1 and 2). ).

特開2013−123052号公報JP 2013-123052 A 特表2006−523033号公報JP 2006-523033 A

しかし、シリコン基板の上面にGaN層を積層させた後、時間経過に伴ってGaN層の外周部から亀裂が入り徐々にGaN層の内側部に至り、GaN層の品質の低下を招くといった問題がある。   However, after laminating the GaN layer on the upper surface of the silicon substrate, there is a problem that cracks occur from the outer periphery of the GaN layer over time and gradually reach the inner side of the GaN layer, leading to deterioration of the quality of the GaN layer. is there.

上記事実に鑑みてなされた本発明の課題は、GaN層の品質の低下を防止することができる積層ウエーハの加工方法を提供することである。   An object of the present invention made in view of the above-described fact is to provide a method for processing a laminated wafer that can prevent the quality of a GaN layer from being deteriorated.

上記課題を解決するために本発明が提供するのは、以下の積層ウエーハの加工方法である。すなわち、シリコン基板の上面にGaN層を積層させた積層ウエーハの加工方法であって、シリコン基板の上面にGaN層を積層させ積層ウエーハを生成する積層ウエーハ生成工程と、シリコン基板の外周近傍の内部に集光点を位置付け、積層ウエーハに対して透過性を有する波長のレーザー光線を積層ウエーハに照射することによって、シリコン基板の外周近傍の内部に環状の改質層を形成すると共に環状の改質層からGaN層の上面に至る環状のクラックをGaN層の外周近傍に形成する環状クラック形成工程とを含む積層ウエーハの加工方法である。   In order to solve the above problems, the present invention provides the following method for processing a laminated wafer. That is, a method for processing a laminated wafer in which a GaN layer is laminated on the upper surface of a silicon substrate, the laminated wafer generating step for producing a laminated wafer by laminating the GaN layer on the upper surface of the silicon substrate, and an inner portion in the vicinity of the outer periphery of the silicon substrate. An annular modified layer is formed inside the vicinity of the outer periphery of the silicon substrate by irradiating the laminated wafer with a laser beam having a wavelength that is transparent to the laminated wafer. And an annular crack forming step of forming an annular crack extending from the GaN layer to the upper surface of the GaN layer in the vicinity of the outer periphery of the GaN layer.

好ましくは、該環状クラック形成工程において、レーザー光線をGaN層側から照射する。該環状クラック形成工程において、レーザー光線をシリコン基板側から照射するのが好適である。   Preferably, in the annular crack forming step, a laser beam is irradiated from the GaN layer side. In the annular crack forming step, it is preferable to irradiate a laser beam from the silicon substrate side.

本発明が提供する積層ウエーハの加工方法では、GaN層の外周近傍に形成した環状のクラックによってGaN層の外周部から生じる亀裂を遮断することができ、したがってGaN層の内側部に亀裂が至ることがなくGaN層の品質の低下を防止することができる。   In the method for processing a laminated wafer provided by the present invention, a crack generated from the outer peripheral portion of the GaN layer can be blocked by an annular crack formed in the vicinity of the outer periphery of the GaN layer, and therefore, the crack reaches the inner portion of the GaN layer. It is possible to prevent deterioration of the quality of the GaN layer.

シリコン基板の斜視図(a)、積層ウエーハの斜視図(b)、及び積層ウエーハの断面図(c)。The perspective view (a) of a silicon substrate, the perspective view (b) of a laminated wafer, and the sectional view (c) of a laminated wafer. GaN層側からレーザー光線が照射されて環状クラック形成工程が実施されている状態を示す斜視図(a)及び断面図(b)、並びに改質層及びクラックが形成された積層ウエーハの外周近傍の断面図(c)。The perspective view (a) and sectional view (b) which show the state where the laser beam is irradiated from the GaN layer side and the annular crack formation process is carried out, and the cross section near the outer periphery of the laminated wafer in which the modified layer and the crack are formed FIG. シリコン基板側からレーザー光線が照射されて環状クラック形成工程が実施されている状態を示す斜視図(a)及び断面図(b)、並びに改質層及びクラックが形成された積層ウエーハの外周近傍の断面図(c)。The perspective view (a) and sectional view (b) which show the state where the laser beam is irradiated from the silicon substrate side and the annular crack formation process is carried out, and the cross section near the outer periphery of the laminated wafer in which the modified layer and the crack are formed FIG. 参考のための、GaN層に環状溝が形成された積層ウエーハの外周近傍の断面図。Sectional drawing of the outer periphery vicinity of the laminated wafer by which the annular groove was formed in the GaN layer for reference.

以下、本発明の積層ウエーハの加工方法の実施形態について図面を参照しつつ説明する。   Hereinafter, an embodiment of a method for processing a laminated wafer according to the present invention will be described with reference to the drawings.

本発明の積層ウエーハの加工方法では、まず、積層ウエーハ生成工程を実施する。積層ウエーハ生成工程では、図1に示すシリコン基板2の上面にGaN層4を積層させて積層ウエーハ6を生成する。シリコン基板2は、たとえば直径200mm、厚さ200μm程度の寸法のものを用いることができる。図1(c)に示すとおり、シリコン基板2の上面にGaN層4を積層させると、GaN層4の外周部4aにおける層厚T1がGaN層4の内側部4bの層厚T2よりも若干厚くなる。具体的には、外周部4aの径方向内側に位置する円形状の内側部4bの層厚T2が5μm程度であると、環状の外周部4aの層厚T1は8μm程度になり、また内側部4bの層厚T2よりもGaN層4の層厚が厚い外周部4aの径方向の幅Wは0.5〜1mm程度になる。   In the method for processing a laminated wafer according to the present invention, first, a laminated wafer generating step is performed. In the laminated wafer generating step, a GaN layer 4 is laminated on the upper surface of the silicon substrate 2 shown in FIG. For example, a silicon substrate 2 having a diameter of about 200 mm and a thickness of about 200 μm can be used. As shown in FIG. 1C, when the GaN layer 4 is laminated on the upper surface of the silicon substrate 2, the layer thickness T1 at the outer peripheral portion 4a of the GaN layer 4 is slightly thicker than the layer thickness T2 of the inner portion 4b of the GaN layer 4. Become. Specifically, when the layer thickness T2 of the circular inner portion 4b located on the radially inner side of the outer peripheral portion 4a is about 5 μm, the layer thickness T1 of the annular outer peripheral portion 4a is about 8 μm, and the inner portion The width W in the radial direction of the outer peripheral portion 4a where the layer thickness of the GaN layer 4 is thicker than the layer thickness T2 of 4b is about 0.5 to 1 mm.

積層ウエーハ生成工程を実施した後に、シリコン基板2の内部に環状の改質層を形成すると共に環状の改質層からGaN層4の上面に至る環状のクラックをGaN層4の外周近傍に形成する環状クラック形成工程を実施する。環状クラック形成工程は、たとえば図2にその一部を示すレーザー加工装置8を用いて実施することができる。レーザー加工装置8は、チャックテーブル10及び集光器12を備える。上面において被加工物を吸着するように構成されているチャックテーブル10は、回転手段(図示していない。)によって上下方向に延びる回転軸Zを中心として回転されると共に、X方向移動手段によってX方向に進退され、Y方向移動手段によってY方向に進退される(いずれも図示していない。)。集光器12は、レーザー加工装置8のパルスレーザー光線発振器から発振されたパルスレーザー光線LBを集光して被加工物に照射するための集光レンズ(いずれも図示していない。)を含む。なお、X方向は図2に矢印Xで示す方向であり、Y方向は図2に矢印Yで示す方向であってX方向に直交する方向である。X方向及びY方向が規定する平面は実質上水平である。   After performing the laminated wafer generating step, an annular modified layer is formed inside the silicon substrate 2 and an annular crack extending from the annular modified layer to the upper surface of the GaN layer 4 is formed near the outer periphery of the GaN layer 4. An annular crack forming step is performed. An annular crack formation process can be implemented, for example using the laser processing apparatus 8 which shows the one part in FIG. The laser processing apparatus 8 includes a chuck table 10 and a condenser 12. The chuck table 10 configured to adsorb a workpiece on the upper surface is rotated about a rotation axis Z extending in the vertical direction by a rotating means (not shown), and X is moved by an X-direction moving means. Advancing and retreating in the direction and advancing and retreating in the Y direction by the Y direction moving means (both not shown). The condenser 12 includes a condenser lens (none of which is shown) for condensing the pulse laser beam LB oscillated from the pulse laser beam oscillator of the laser processing apparatus 8 and irradiating the workpiece. Note that the X direction is a direction indicated by an arrow X in FIG. 2, and the Y direction is a direction indicated by an arrow Y in FIG. 2 and is a direction orthogonal to the X direction. The plane defined by the X direction and the Y direction is substantially horizontal.

図2を参照して説明する。環状クラック形成工程では、まず、ポリ塩化ビニル(PVC)等の合成樹脂シートから形成され得る円形状の保護部材14をシリコン基板2側の面に貼り付ける。次いで、GaN層4側の面を上に向け、かつチャックテーブル10の回転軸Zに積層ウエーハ6の中心Oを整合させた状態で、チャックテーブル10の上面に積層ウエーハ6を載せる。次いで、シリコン基板2側(保護部材14側)の面をチャックテーブル10の上面に吸着させ、積層ウエーハ6をチャックテーブル10に固定する。次いで、X方向移動手段及びY方向移動手段によってチャックテーブル10を移動させ、積層ウエーハ6の外周近傍を集光器12の直下に位置付ける。次いで、パルスレーザー光線LBの集光点FPを、シリコン基板2の外周近傍(たとえば、シリコン基板2の外周縁から2〜5mm程度、径方向内側の位置)の内部に位置付ける。すなわち、集光点FPの径方向位置を、GaN層4の外周部4aよりも径方向内側に位置付ける。次いで、上方からみて反時計回りにチャックテーブル10を所定回転数で回転手段によって回転させながら、積層ウエーハ6に対して透過性を有する波長のパルスレーザー光線LBを集光器12から積層ウエーハ6に照射する。これによって、シリコン基板2の外周近傍の内部に環状の改質層16を形成することができる。シリコン基板2の内部に改質層16が形成される際は、図2(c)に示すとおり、改質層16の上方及び下方に向かって改質層16からクラック18が伝播する。GaN層4側に延びるクラック18は、シリコン基板2とGaN層4との界面20を越えてGaN層4の上面まで延びる。したがって、シリコン基板2の外周近傍の内部に環状の改質層16が形成されると、環状の改質層16からGaN層4の上面に至る環状のクラック18がGaN層4の外周近傍に形成される。環状のクラック18が形成されるGaN層4の外周近傍とは、複数のデバイスが形成されるデバイス領域を囲む外周余剰領域を意味し、GaN層4の外周部4aよりも径方向内側である。このような環状クラック形成工程は、たとえば以下の加工条件で実施することができる。
レーザー光線の波長 :1064nm
繰り返し周波数 :50kHz
平均出力 :1W
加工送り速度(集光点位置における周速度):100mm/s
This will be described with reference to FIG. In the annular crack forming step, first, a circular protective member 14 that can be formed from a synthetic resin sheet such as polyvinyl chloride (PVC) is attached to the surface on the silicon substrate 2 side. Next, the laminated wafer 6 is placed on the upper surface of the chuck table 10 with the surface on the GaN layer 4 side facing up and the center O of the laminated wafer 6 aligned with the rotation axis Z of the chuck table 10. Next, the surface on the silicon substrate 2 side (protective member 14 side) is attracted to the upper surface of the chuck table 10, and the laminated wafer 6 is fixed to the chuck table 10. Next, the chuck table 10 is moved by the X direction moving means and the Y direction moving means, and the vicinity of the outer periphery of the laminated wafer 6 is positioned immediately below the condenser 12. Next, the condensing point FP of the pulse laser beam LB is positioned in the vicinity of the outer periphery of the silicon substrate 2 (for example, a position on the inner side in the radial direction of about 2 to 5 mm from the outer periphery of the silicon substrate 2). That is, the radial position of the condensing point FP is positioned radially inward from the outer peripheral portion 4 a of the GaN layer 4. Next, a pulsed laser beam LB having a wavelength that is transmissive to the laminated wafer 6 is irradiated from the condenser 12 to the laminated wafer 6 while the chuck table 10 is rotated counterclockwise by a rotating means as viewed from above. To do. Thereby, the annular modified layer 16 can be formed in the vicinity of the outer periphery of the silicon substrate 2. When the modified layer 16 is formed inside the silicon substrate 2, as shown in FIG. 2C, the crack 18 propagates from the modified layer 16 upward and downward of the modified layer 16. The crack 18 extending toward the GaN layer 4 extends beyond the interface 20 between the silicon substrate 2 and the GaN layer 4 to the upper surface of the GaN layer 4. Therefore, when the annular modified layer 16 is formed in the vicinity of the outer periphery of the silicon substrate 2, an annular crack 18 extending from the annular modified layer 16 to the upper surface of the GaN layer 4 is formed in the vicinity of the outer periphery of the GaN layer 4. Is done. The vicinity of the outer periphery of the GaN layer 4 where the annular crack 18 is formed means an outer peripheral surplus region surrounding a device region where a plurality of devices are formed, and is radially inward from the outer peripheral portion 4 a of the GaN layer 4. Such an annular crack forming step can be performed, for example, under the following processing conditions.
Laser beam wavelength: 1064 nm
Repetition frequency: 50 kHz
Average output: 1W
Processing feed rate (circumferential speed at the focal point position): 100 mm / s

本発明の積層ウエーハの加工方法では、図2(c)に示すとおり、GaN層4の外周近傍に形成した環状のクラック18によってGaN層4の外周部4aから生じる亀裂22を遮断することができ、したがってGaN層4の内側部4bに亀裂が至ることがなくGaN層4の品質の低下を防止することができる。   In the laminated wafer processing method of the present invention, as shown in FIG. 2 (c), the crack 22 generated from the outer peripheral portion 4 a of the GaN layer 4 can be blocked by the annular crack 18 formed in the vicinity of the outer periphery of the GaN layer 4. Therefore, the inner portion 4b of the GaN layer 4 is not cracked, and the deterioration of the quality of the GaN layer 4 can be prevented.

上述の環状クラック形成工程の説明では、パルスレーザー光線LBをGaN層4側から照射する例を説明したが、環状クラック形成工程においては、図3(a)及び図3(b)に示すとおり、パルスレーザー光線LBをシリコン基板2側から照射してもよい。パルスレーザー光線LBをシリコン基板2側から照射した場合も、図3(c)に示すとおり、シリコン基板2の外周近傍の内側部4bに環状の改質層16を形成することができると共に、環状の改質層16からGaN層4の上面に至る環状のクラック18をGaN層4の外周近傍に形成することができる。   In the explanation of the annular crack forming step, the example in which the pulse laser beam LB is irradiated from the GaN layer 4 side has been described. However, in the annular crack forming step, as shown in FIGS. The laser beam LB may be irradiated from the silicon substrate 2 side. Even when the pulse laser beam LB is irradiated from the silicon substrate 2 side, the annular modified layer 16 can be formed on the inner portion 4b in the vicinity of the outer periphery of the silicon substrate 2 as shown in FIG. An annular crack 18 extending from the modified layer 16 to the upper surface of the GaN layer 4 can be formed in the vicinity of the outer periphery of the GaN layer 4.

なお、GaN層4の外周近傍の上面に集光点を位置付け、積層ウエーハ6に対して吸収性を有する波長のレーザー光線をGaN層4に照射することによって、アブレーション加工をGaN層4に施して、GaN層4の上面から界面20まで延びる図4に示すとおりの環状溝24をGaN層4の外周近傍に形成し、環状溝24によってGaN層4の外周部4aから生じる亀裂22を遮断することもできる。しかし、GaN層4に環状溝24を形成する場合は、アブレーション加工をGaN層4に施す際に生じるデブリがGaN層4の表面に付着して、GaN層4の品質を低下させるという問題がある。この点、本発明の積層ウエーハの加工方法では、環状クラック形成工程において、シリコン基板2の外周近傍の内部に集光点FPを位置付け、積層ウエーハ6に対して透過性を有する波長のパルスレーザー光線LBを積層ウエーハ6に照射することによって、シリコン基板2の外周近傍の内部に環状の改質層16を形成すると共に環状の改質層16からGaN層4の上面に至る環状のクラック18をGaN層4の外周近傍に形成する(すなわち、積層ウエーハ6の内部に加工を施す)ので、デブリが生じず、GaN層4の品質を低下させることがない。   In addition, a condensing point is positioned on the upper surface in the vicinity of the outer periphery of the GaN layer 4, and the GaN layer 4 is subjected to ablation by irradiating the GaN layer 4 with a laser beam having a wavelength that absorbs the laminated wafer 6. An annular groove 24 as shown in FIG. 4 extending from the upper surface of the GaN layer 4 to the interface 20 is formed in the vicinity of the outer periphery of the GaN layer 4, and the crack 22 generated from the outer peripheral portion 4 a of the GaN layer 4 is blocked by the annular groove 24. it can. However, when the annular groove 24 is formed in the GaN layer 4, there is a problem that debris generated when the ablation processing is performed on the GaN layer 4 adheres to the surface of the GaN layer 4 and the quality of the GaN layer 4 is deteriorated. . In this regard, in the method for processing a laminated wafer according to the present invention, in the annular crack forming step, a condensing point FP is positioned inside the vicinity of the outer periphery of the silicon substrate 2 and a pulse laser beam LB having a wavelength that is transparent to the laminated wafer 6. Is applied to the laminated wafer 6 to form an annular modified layer 16 in the vicinity of the outer periphery of the silicon substrate 2 and to form an annular crack 18 extending from the annular modified layer 16 to the upper surface of the GaN layer 4. 4 is formed in the vicinity of the outer periphery of 4 (that is, the inside of the laminated wafer 6 is processed), so that debris does not occur and the quality of the GaN layer 4 does not deteriorate.

2:シリコン基板
4:GaN層
6:積層ウエーハ
16:改質層
18:クラック
LB:パルスレーザー光線
FP:集光点
2: Silicon substrate 4: GaN layer 6: Laminated wafer 16: Modified layer 18: Crack LB: Pulsed laser beam FP: Focusing point

Claims (3)

シリコン基板の上面にGaN層を積層させた積層ウエーハの加工方法であって、
シリコン基板の上面にGaN層を積層させ積層ウエーハを生成する積層ウエーハ生成工程と、
シリコン基板の外周近傍の内部に集光点を位置付け、積層ウエーハに対して透過性を有する波長のレーザー光線を積層ウエーハに照射することによって、シリコン基板の外周近傍の内部に環状の改質層を形成すると共に環状の改質層からGaN層の上面に至る環状のクラックをGaN層の外周近傍に形成する環状クラック形成工程とを含む積層ウエーハの加工方法。
A method for processing a laminated wafer in which a GaN layer is laminated on an upper surface of a silicon substrate,
A laminated wafer generating step of forming a laminated wafer by laminating a GaN layer on the upper surface of the silicon substrate;
An annular modified layer is formed in the vicinity of the outer periphery of the silicon substrate by locating a focusing point in the vicinity of the outer periphery of the silicon substrate and irradiating the laminated wafer with a laser beam having a wavelength that is transparent to the stacked wafer. And an annular crack forming step of forming an annular crack from the annular modified layer to the upper surface of the GaN layer in the vicinity of the outer periphery of the GaN layer.
該環状クラック形成工程において、レーザー光線をGaN層側から照射する請求項1記載の積層ウエーハの加工方法。   The method for processing a laminated wafer according to claim 1, wherein, in the annular crack forming step, a laser beam is irradiated from the GaN layer side. 該環状クラック形成工程において、レーザー光線をシリコン基板側から照射する請求項2記載の積層ウエーハの加工方法。   3. The method for processing a laminated wafer according to claim 2, wherein in the annular crack forming step, a laser beam is irradiated from the silicon substrate side.
JP2016131641A 2016-07-01 2016-07-01 Method of processing laminated wafer Pending JP2018006575A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2016131641A JP2018006575A (en) 2016-07-01 2016-07-01 Method of processing laminated wafer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2016131641A JP2018006575A (en) 2016-07-01 2016-07-01 Method of processing laminated wafer

Publications (1)

Publication Number Publication Date
JP2018006575A true JP2018006575A (en) 2018-01-11

Family

ID=60945037

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2016131641A Pending JP2018006575A (en) 2016-07-01 2016-07-01 Method of processing laminated wafer

Country Status (1)

Country Link
JP (1) JP2018006575A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113165109A (en) * 2018-12-21 2021-07-23 东京毅力科创株式会社 Substrate processing apparatus and substrate processing method
JPWO2020170597A1 (en) * 2019-02-18 2021-12-09 東京エレクトロン株式会社 Board processing equipment and board processing method
JP2022097506A (en) * 2018-03-14 2022-06-30 東京エレクトロン株式会社 Substrate processing system, substrate processing method, and computer storage medium

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009131942A (en) * 2007-11-30 2009-06-18 Hamamatsu Photonics Kk Grinding method of machining object
JP2013511155A (en) * 2009-11-17 2013-03-28 クリー インコーポレイテッド Device with crackstop
JP2013171898A (en) * 2012-02-20 2013-09-02 Sanken Electric Co Ltd Epitaxial substrate and semiconductor device

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009131942A (en) * 2007-11-30 2009-06-18 Hamamatsu Photonics Kk Grinding method of machining object
JP2013511155A (en) * 2009-11-17 2013-03-28 クリー インコーポレイテッド Device with crackstop
JP2013171898A (en) * 2012-02-20 2013-09-02 Sanken Electric Co Ltd Epitaxial substrate and semiconductor device

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2022097506A (en) * 2018-03-14 2022-06-30 東京エレクトロン株式会社 Substrate processing system, substrate processing method, and computer storage medium
JP7357101B2 (en) 2018-03-14 2023-10-05 東京エレクトロン株式会社 Substrate processing system, substrate processing method, and computer storage medium
CN113165109A (en) * 2018-12-21 2021-07-23 东京毅力科创株式会社 Substrate processing apparatus and substrate processing method
JPWO2020170597A1 (en) * 2019-02-18 2021-12-09 東京エレクトロン株式会社 Board processing equipment and board processing method
JP7254899B2 (en) 2019-02-18 2023-04-10 東京エレクトロン株式会社 SUBSTRATE PROCESSING APPARATUS AND SUBSTRATE PROCESSING METHOD

Similar Documents

Publication Publication Date Title
JP2018056347A (en) Wafer generation method
JP6705014B2 (en) Method and apparatus for cutting sapphire
TWI650809B (en) Wafer processing method
TWI652767B (en) Wafer processing method
JP5996250B2 (en) Lift-off method
JP6523882B2 (en) Wafer processing method
JP2018133485A (en) Wafer production method
JP2009021476A (en) Wafer dividing method
JP2015216301A (en) Processing method of wafer
JP2014143285A (en) Wafer processing method
JP2015032771A (en) Method of manufacturing wafer
JP2011187479A (en) Wafer processing method
JP2005064230A (en) Dividing method of plate-shaped article
JP2008028113A (en) Wafer machining method by laser
JP6430836B2 (en) Wafer processing method
TW201419392A (en) Wafer processing method
JP2020027895A (en) Processing method for semiconductor substrate
JP6045361B2 (en) Wafer processing method
JP2015069975A (en) Workpiece processing method
JP6013859B2 (en) Wafer processing method
JP2016025282A (en) Processing method of package substrate
JP2018006575A (en) Method of processing laminated wafer
JP2015056489A (en) Wafer processing method
JP6305867B2 (en) Wafer processing method
US10818554B2 (en) Laser processing method of wafer using plural laser beams

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20190523

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20200212

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20200213

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20200219

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20200421