JP2017502418A5 - - Google Patents

Download PDF

Info

Publication number
JP2017502418A5
JP2017502418A5 JP2016543578A JP2016543578A JP2017502418A5 JP 2017502418 A5 JP2017502418 A5 JP 2017502418A5 JP 2016543578 A JP2016543578 A JP 2016543578A JP 2016543578 A JP2016543578 A JP 2016543578A JP 2017502418 A5 JP2017502418 A5 JP 2017502418A5
Authority
JP
Japan
Prior art keywords
network
chip
noc
directory
agent
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2016543578A
Other languages
English (en)
Japanese (ja)
Other versions
JP6383793B2 (ja
JP2017502418A (ja
Filing date
Publication date
Priority claimed from US14/144,321 external-priority patent/US20150186277A1/en
Application filed filed Critical
Publication of JP2017502418A publication Critical patent/JP2017502418A/ja
Publication of JP2017502418A5 publication Critical patent/JP2017502418A5/ja
Application granted granted Critical
Publication of JP6383793B2 publication Critical patent/JP6383793B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2016543578A 2013-12-30 2014-10-16 可変な数のコア群、入出力（ｉ／ｏ）装置、ディレクトリ構造、及びコヒーレンシポイントを有する、キャッシュコヒーレントｎｏｃ（ネットワークオンチップ） Active JP6383793B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/144,321 US20150186277A1 (en) 2013-12-30 2013-12-30 Cache coherent noc with flexible number of cores, i/o devices, directory structure and coherency points
US14/144,321 2013-12-30
PCT/US2014/060886 WO2015102725A1 (en) 2013-12-30 2014-10-16 Cache coherent noc with flexible number of cores, i/o devices, directory structure and coherency points

Publications (3)

Publication Number Publication Date
JP2017502418A JP2017502418A (ja) 2017-01-19
JP2017502418A5 true JP2017502418A5 (enExample) 2017-11-16
JP6383793B2 JP6383793B2 (ja) 2018-08-29

Family

ID=53481911

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2016543578A Active JP6383793B2 (ja) 2013-12-30 2014-10-16 可変な数のコア群、入出力（ｉ／ｏ）装置、ディレクトリ構造、及びコヒーレンシポイントを有する、キャッシュコヒーレントｎｏｃ（ネットワークオンチップ）

Country Status (4)

Country Link
US (1) US20150186277A1 (enExample)
JP (1) JP6383793B2 (enExample)
KR (1) KR20160102445A (enExample)
WO (1) WO2015102725A1 (enExample)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9727464B2 (en) 2014-11-20 2017-08-08 International Business Machines Corporation Nested cache coherency protocol in a tiered multi-node computer system
US9886382B2 (en) * 2014-11-20 2018-02-06 International Business Machines Corporation Configuration based cache coherency protocol selection
EP3171418B1 (en) * 2015-11-23 2024-12-11 Novaled GmbH Organic semiconductive layer comprising phosphine oxide compounds
US10255181B2 (en) * 2016-09-19 2019-04-09 Qualcomm Incorporated Dynamic input/output coherency
NO344681B1 (en) 2017-09-05 2020-03-02 Numascale As Coherent Node Controller
CN108694156B (zh) * 2018-04-16 2021-12-21 东南大学 一种基于缓存一致性行为的片上网络流量合成方法
JP7003021B2 (ja) 2018-09-18 2022-01-20 株式会社東芝 ニューラルネットワーク装置
CN110086709B (zh) * 2019-03-22 2021-09-03 同济大学 针对超大规模片上网络容忍众故障的确定性路径路由方法
CN116578523B (zh) * 2023-07-12 2023-09-29 上海芯高峰微电子有限公司 片上网络系统及其控制方法

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6668308B2 (en) * 2000-06-10 2003-12-23 Hewlett-Packard Development Company, L.P. Scalable architecture based on single-chip multiprocessing
US7051150B2 (en) * 2002-07-29 2006-05-23 Freescale Semiconductor, Inc. Scalable on chip network
US7546422B2 (en) * 2002-08-28 2009-06-09 Intel Corporation Method and apparatus for the synchronization of distributed caches
US7382154B2 (en) * 2005-10-03 2008-06-03 Honeywell International Inc. Reconfigurable network on a chip
US8010750B2 (en) * 2008-01-17 2011-08-30 International Business Machines Corporation Network on chip that maintains cache coherency with invalidate commands
US8131944B2 (en) * 2008-05-30 2012-03-06 Intel Corporation Using criticality information to route cache coherency communications
GB2491588A (en) * 2011-06-06 2012-12-12 St Microelectronics Res & Dev Multiprocessor with different cache coherency protocols between different parts
US20130073811A1 (en) * 2011-09-16 2013-03-21 Advanced Micro Devices, Inc. Region privatization in directory-based cache coherence
EP2771797A4 (en) * 2011-10-28 2015-08-05 Univ California COMPUTER PROCESSOR WITH MULTIPLE CORE
US9274960B2 (en) * 2012-03-20 2016-03-01 Stefanos Kaxiras System and method for simplifying cache coherence using multiple write policies
US20130318308A1 (en) * 2012-05-24 2013-11-28 Sonics, Inc. Scalable cache coherence for a network on a chip
US9229803B2 (en) * 2012-12-19 2016-01-05 Advanced Micro Devices, Inc. Dirty cacheline duplication

Similar Documents

Publication Publication Date Title
JP2017502418A5 (enExample)
JP2015531512A5 (enExample)
JP2016535904A5 (enExample)
JP2010102719A5 (enExample)
JP2017538346A5 (enExample)
JP2012529833A5 (enExample)
CA3080027A1 (en) Monitoring and controlling of distributed machines
WO2014113062A3 (en) Io virtualization system and method using offload processors
WO2015138043A3 (en) Route advertisement by managed gateways
CN103782282B (zh) 具有用于虚拟化输入/输出的处理器局部一致性的计算机系统
JP2013543611A5 (enExample)
JP2016508349A5 (enExample)
WO2013134439A3 (en) Multitenant access to multiple desktops on host machine partitions in a service provider network
JP2015515177A5 (enExample)
WO2013052564A3 (en) System and methods for managing network hardware address requests with a controller
JP2015515798A5 (enExample)
JP2013025795A5 (enExample)
BR112012018762A2 (pt) camada 2 virtual e mecanismo para fazê-la de forma escalonável
JP2016508273A5 (enExample)
JP2015536739A5 (enExample)
WO2017091257A3 (en) Technologies for automatic processor core association management and communication using direct data placement in private caches
JP2013016143A5 (enExample)
RU2015127526A (ru) Перенос служб через границы кластеров
JP2014506362A5 (enExample)
WO2014182314A3 (en) Acceleration of memory access