JP2017107587A5 - - Google Patents

Download PDF

Info

Publication number
JP2017107587A5
JP2017107587A5 JP2017021703A JP2017021703A JP2017107587A5 JP 2017107587 A5 JP2017107587 A5 JP 2017107587A5 JP 2017021703 A JP2017021703 A JP 2017021703A JP 2017021703 A JP2017021703 A JP 2017021703A JP 2017107587 A5 JP2017107587 A5 JP 2017107587A5
Authority
JP
Japan
Prior art keywords
operand
result
bit
significant bit
decoding
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2017021703A
Other languages
English (en)
Japanese (ja)
Other versions
JP2017107587A (ja
JP6373425B2 (ja
Filing date
Publication date
Priority claimed from US13/630,131 external-priority patent/US9122475B2/en
Application filed filed Critical
Publication of JP2017107587A publication Critical patent/JP2017107587A/ja
Publication of JP2017107587A5 publication Critical patent/JP2017107587A5/ja
Application granted granted Critical
Publication of JP6373425B2 publication Critical patent/JP6373425B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2017021703A 2012-09-28 2017-02-08 複数のビットを左にシフトし、複数の１を複数の下位ビットにプルインするための命令 Active JP6373425B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/630,131 US9122475B2 (en) 2012-09-28 2012-09-28 Instruction for shifting bits left with pulling ones into less significant bits
US13/630,131 2012-09-28

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP2015534475A Division JP6092400B2 (ja) 2012-09-28 2013-06-25 複数のビットを左にシフトし、複数の１を複数の下位ビットにプルインするための命令

Publications (3)

Publication Number Publication Date
JP2017107587A JP2017107587A (ja) 2017-06-15
JP2017107587A5 true JP2017107587A5 (enExample) 2018-06-21
JP6373425B2 JP6373425B2 (ja) 2018-08-15

Family

ID=50386382

Family Applications (2)

Application Number Title Priority Date Filing Date
JP2015534475A Expired - Fee Related JP6092400B2 (ja) 2012-09-28 2013-06-25 複数のビットを左にシフトし、複数の１を複数の下位ビットにプルインするための命令
JP2017021703A Active JP6373425B2 (ja) 2012-09-28 2017-02-08 複数のビットを左にシフトし、複数の１を複数の下位ビットにプルインするための命令

Family Applications Before (1)

Application Number Title Priority Date Filing Date
JP2015534475A Expired - Fee Related JP6092400B2 (ja) 2012-09-28 2013-06-25 複数のビットを左にシフトし、複数の１を複数の下位ビットにプルインするための命令

Country Status (7)

Country Link
US (1) US9122475B2 (enExample)
JP (2) JP6092400B2 (enExample)
KR (2) KR20150038328A (enExample)
CN (1) CN104919432B (enExample)
DE (1) DE112013004800T5 (enExample)
GB (1) GB2518104B (enExample)
WO (1) WO2014051782A1 (enExample)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2013089709A1 (en) * 2011-12-14 2013-06-20 Intel Corporation System, apparatus and method for generating a loop alignment count or a loop alignment mask
CN104115113B (zh) * 2011-12-14 2018-06-05 英特尔公司 用于循环剩余掩码指令的系统、装置和方法
US9606803B2 (en) 2013-07-15 2017-03-28 Texas Instruments Incorporated Highly integrated scalable, flexible DSP megamodule architecture
US20160179548A1 (en) * 2014-12-22 2016-06-23 Intel Corporation Instruction and logic to perform an inverse centrifuge operation
GB2540941B (en) * 2015-07-31 2017-11-15 Advanced Risc Mach Ltd Data processing
EP3125108A1 (en) * 2015-07-31 2017-02-01 ARM Limited Vector processing using loops of dynamic vector length
US20180329708A1 (en) * 2015-09-19 2018-11-15 Microsoft Technology Licensing, Llc Multi-nullification
JP2018124877A (ja) * 2017-02-02 2018-08-09 富士通株式会社 コード生成装置、コード生成方法、およびコード生成プログラム
US10481910B2 (en) * 2017-09-29 2019-11-19 Intel Corporation Apparatus and method for shifting quadwords and extracting packed words
US20190196822A1 (en) * 2017-12-21 2019-06-27 Intel Corporation Apparatus and method for shifting packed quadwords and extracting packed words
US10963253B2 (en) * 2018-07-10 2021-03-30 Arm Limited Varying micro-operation composition based on estimated value of predicate value for predicated vector instruction
EP3853717A4 (en) * 2018-09-18 2022-06-15 Optimum Semiconductor Technologies, Inc. SYSTEM AND METHOD FOR IMPLEMENTING HIDDEN VECTOR INSTRUCTIONS
US11275562B2 (en) 2020-02-19 2022-03-15 Micron Technology, Inc. Bit string accumulation
CN112492473B (zh) * 2020-11-04 2022-09-09 杭州士兰微电子股份有限公司 Mems麦克风的信号处理电路及信号处理方法
US11934327B2 (en) * 2021-12-22 2024-03-19 Microsoft Technology Licensing, Llc Systems and methods for hardware acceleration of data masking using a field programmable gate array

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0744532A (ja) * 1991-12-25 1995-02-14 Nec Corp ベクトル処理装置
US5781457A (en) * 1994-03-08 1998-07-14 Exponential Technology, Inc. Merge/mask, rotate/shift, and boolean operations from two instruction sets executed in a vectored mux on a dual-ALU
CN103092562B (zh) * 1995-08-31 2016-05-18 英特尔公司 控制移位分组数据的位校正的装置
US5832288A (en) * 1996-10-18 1998-11-03 Samsung Electronics Co., Ltd. Element-select mechanism for a vector processor
US6006315A (en) * 1996-10-18 1999-12-21 Samsung Electronics Co., Ltd. Computer methods for writing a scalar value to a vector
US6446198B1 (en) * 1999-09-30 2002-09-03 Apple Computer, Inc. Vectorized table lookup
JP4374363B2 (ja) * 2006-09-26 2009-12-02 Ｏｋｉセミコンダクタ株式会社 ビットフィールド操作回路
JP2010204913A (ja) * 2009-03-03 2010-09-16 Nec Computertechno Ltd ベクトル処理装置
US8009682B2 (en) * 2009-05-05 2011-08-30 Citrix Systems, Inc. Systems and methods for packet steering in a multi-core architecture
US8667042B2 (en) * 2010-09-24 2014-03-04 Intel Corporation Functional unit for vector integer multiply add instruction
CN102884505B (zh) * 2011-04-08 2016-01-20 松下电器产业株式会社 数据处理装置和数据处理方法
US8953785B2 (en) * 2012-09-28 2015-02-10 Intel Corporation Instruction set for SKEIN256 SHA3 algorithm on a 128-bit processor
US9378182B2 (en) * 2012-09-28 2016-06-28 Intel Corporation Vector move instruction controlled by read and write masks
US9128698B2 (en) * 2012-09-28 2015-09-08 Intel Corporation Systems, apparatuses, and methods for performing rotate and XOR in response to a single instruction
US9400650B2 (en) * 2012-09-28 2016-07-26 Intel Corporation Read and write masks update instruction for vectorization of recursive computations over interdependent data

Similar Documents

Publication Publication Date Title
JP2017107587A5 (enExample)
CN109240746B (zh) 一种用于执行矩阵乘运算的装置和方法
FI3938890T3 (fi) Arkkitehtuuri lohkon harvoja operaatioita varten systolisessa järjestelyssä
JP6469120B2 (ja) セグメント化された演算を実行するためのデータ処理装置及び方法
FI4002105T3 (fi) Järjestelmät ja menetelmät 16-bittisten liukulukumuotoisten matriisipistetulokäskyjen suorittamiseen
JP5646737B2 (ja) 条件付き比較命令
JP6373425B2 (ja) 複数のビットを左にシフトし、複数の１を複数の下位ビットにプルインするための命令
US20200356837A1 (en) Fast deep learning fully-connected inference
TW201805835A (zh) 一種能支援不同位元寬運算資料的運算單元、方法及裝置
IL274178B2 (en) Vector add-with-carry instruction
JP2018521426A (ja) スプライス演算を行うための装置および方法
RU2015109476A (ru) Команда векторного типа на поле галуа перемножения, суммирования и накопления
CN103109261B (zh) 用于通用逻辑操作的方法和设备
KR20180126520A (ko) 벡터 술어 명령
US11947962B2 (en) Replicate partition instruction
US10437562B2 (en) Apparatus and method for processing sparse data
KR102584001B1 (ko) 벡터 산술 명령
JP2016511470A5 (enExample)
JP2018521423A5 (enExample)
JP2007526571A5 (enExample)
US11977884B2 (en) Replicate elements instruction
JPWO2019093451A1 (ja) データ処理装置、ループ制御装置、データ処理方法、ループ制御方法およびプログラム
CN107851022B (zh) 向量长度查询指令
US11635967B2 (en) Vertical and horizontal broadcast of shared operands
JP7186212B2 (ja) データ処理装置におけるベクトル・インタリーブ