JP2017060265A - Power conversion device - Google Patents

Power conversion device Download PDF

Info

Publication number
JP2017060265A
JP2017060265A JP2015182175A JP2015182175A JP2017060265A JP 2017060265 A JP2017060265 A JP 2017060265A JP 2015182175 A JP2015182175 A JP 2015182175A JP 2015182175 A JP2015182175 A JP 2015182175A JP 2017060265 A JP2017060265 A JP 2017060265A
Authority
JP
Japan
Prior art keywords
common mode
current
semiconductor power
power converters
secondary conductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2015182175A
Other languages
Japanese (ja)
Other versions
JP6631111B2 (en
Inventor
上原 深志
Fukashi Uehara
深志 上原
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Electric Co Ltd
Original Assignee
Fuji Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Electric Co Ltd filed Critical Fuji Electric Co Ltd
Priority to JP2015182175A priority Critical patent/JP6631111B2/en
Publication of JP2017060265A publication Critical patent/JP2017060265A/en
Application granted granted Critical
Publication of JP6631111B2 publication Critical patent/JP6631111B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Abstract

PROBLEM TO BE SOLVED: To provide a power conversion device which is configured by connecting a plurality of semiconductor power converters in parallel and in which a common mode core is magnetically coupled to an output of each semiconductor power converter, and configured to reduce inductance when noise current in the same direction flows in each of the semiconductor power converters like electromagnetic interference noise current, and keep the inductance high when cross current flows between the semiconductor power converters.SOLUTION: In the power conversion device comprising the plurality of semiconductor power converters connected in parallel, common mode cores are magnetically coupled to respective output conductors of the semiconductor power converters, and a secondary conductor is made to penetrate commonly through these common mode cores, and both the ends of the secondary conductor are coupled to form a closed circuit of the secondary conductor.SELECTED DRAWING: Figure 1

Description

この発明は、並列接続して使用する複数の半導体電力変換器で発生するノイズおよび横流を抑制するようにした電力変換装置に関する。   The present invention relates to a power conversion device that suppresses noise and cross current generated in a plurality of semiconductor power converters used in parallel connection.

電力変換素子に半導体素子を使用した半導体電力変換器は、特に、電力変換素子として、SiC(炭化シリコン)の基材としたSiC半導体素子を使用すると、半導体素子が高速動作するため、EMI(Electro Magnetic Interference)ノイズが発生しやすくなるため、他の電子機器に電磁的障害を与えることが多くなる。   In a semiconductor power converter using a semiconductor element as a power conversion element, in particular, when a SiC semiconductor element using a SiC (silicon carbide) base material is used as the power conversion element, the semiconductor element operates at high speed. Magnetic Interference) is likely to generate noise, which often causes electromagnetic interference to other electronic devices.

その対策の一例として、半導体電力変換器の入出力導線にコモンモードコアを磁気的に結合して構成したコモンモードチョークコイルを設けることにより、ノイズ電流を抑制することが特許文献1および2により提案されている。   As an example of the countermeasure, Patent Documents 1 and 2 propose to suppress noise current by providing a common mode choke coil configured by magnetically coupling a common mode core to an input / output conductor of a semiconductor power converter. Has been.

ノイズ抑制の観点から考えると、コモンモードコア(コモンモードチョークコイル)のインダクタンスは大きいほど抑制効果が高くなる反面、次の(1)式で示すコモンモードコアの発生損失が増大する不都合がある。   From the viewpoint of noise suppression, the larger the inductance of the common mode core (common mode choke coil), the higher the suppression effect, but there is a disadvantage that the generation loss of the common mode core expressed by the following equation (1) increases.

コモンモードコアの発生損失=1/2×L×I (1)
ここで、Lはコモンモードコアのインダクタンス、Iは、コモンモード(零相)電流である。
Loss of common mode core = 1/2 x L x I 2 (1)
Here, L is the inductance of the common mode core, and I is the common mode (zero phase) current.

このため、実際には、コモンモードコアにギャップを形成する等して、コモンモードコアのインダクタンスLを低減し、かつ、コアに磁気飽和が生じないようにするのが一般的である。   Therefore, in practice, it is common to reduce the inductance L of the common mode core and prevent magnetic saturation in the core by forming a gap in the common mode core.

また、半導体電力変換器の容量増大する方法として、半導体電力変換器を複数台並列接続して使用する方法がある。この方法は、特許文献3に示されている。   As a method for increasing the capacity of a semiconductor power converter, there is a method of using a plurality of semiconductor power converters connected in parallel. This method is shown in Patent Document 3.

半導体電力変換器を並列接続して構成する場合、電力変換器を構成するIGBT(絶縁ゲート形バイポーラトランジスタ)等の半導体スイッチ素子の特性を揃えて均一化し、接続するブスバー等の接続導体の長さを揃えることで、接続線のインダクタンスを均一化し、さらに、ゲート信号も同一のゲートパルスを使用することで、複数の半導体電力変換器をあたかも1つの電力変換器として動作させている。しかし、実際には、各半導体電力変換器内の制御装置のロジック回路の遅延のバラツキや、同期用クロック信号の位相のずれがあることから、半導体スイッチ素子のスイッチングのタイミングを正確に合わせることができず、スイッチングのタイミングにずれが生じ、一方の電力変換器から他方の電力変換器に電流が流れる、いわゆる横流が発生する。この横流は、直流電源を短絡する電流となり、過大となるので、これによって、電力変換器を構成する半導体スイッチ素子が焼損する恐れがある。   When semiconductor power converters are connected in parallel, the characteristics of semiconductor switch elements such as IGBTs (insulated gate bipolar transistors) that make up the power converter are made uniform and the lengths of connecting conductors such as bus bars to be connected By making the connection lines uniform, the inductance of the connection line is made uniform, and the same gate pulse is used for the gate signal, so that a plurality of semiconductor power converters are operated as if they were one power converter. However, in practice, the switching timing of the semiconductor switch elements can be accurately adjusted because of the delay variation of the logic circuit of the control device in each semiconductor power converter and the phase shift of the synchronization clock signal. This is not possible, and the switching timing is shifted, so that a so-called cross current occurs in which a current flows from one power converter to the other power converter. This cross current becomes a current that short-circuits the DC power supply and becomes excessive, which may cause the semiconductor switch element constituting the power converter to burn out.

このような、横流による半導体電力変換器の半導体スイッチ素子の焼損を防止する対策として電力変換装置の出力回路にコモンモードコアを磁気的に結合し、横流発生時にこのコモンモードコアの働きにより、インダクタンスを増加させて、横流を抑制することも従来から行われている。   As a countermeasure to prevent burning of the semiconductor switch element of the semiconductor power converter due to the cross current, the common mode core is magnetically coupled to the output circuit of the power converter, and the inductance of the common mode core is reduced by the function of the common mode core when the cross current is generated. In order to suppress the cross current, the conventional method is also used.

図4に、このようなコモンモードコアによる横流抑制装置を備えた従来の並列構成の電力変換装置の例を示す。   FIG. 4 shows an example of a conventional power converter having a parallel configuration provided with such a cross current suppressing device using a common mode core.

図4において、半導体電力変換器1、2は、IGBTで構成され、直流電源Eから供給される直流電力を交流電力または、直流電力に変換して負荷5に並列に供給する。電力変換器1、2の出力回路には、それぞれコモンモードコア3、4が設けられる。コモンモードコア3、4は、リング状のフェライトコアで構成され、その中空部に電力変換装置1,2の3相交流出力導体の全部を貫通させることにより出力導1a、2aに磁気的に結合される。これにより電力変換器1、2の出力回路にそれぞれコモンモードチョークコイルを挿入した構成となる。   In FIG. 4, the semiconductor power converters 1 and 2 are formed of IGBTs, convert DC power supplied from the DC power source E into AC power or DC power, and supply the power 5 in parallel. Common mode cores 3 and 4 are provided in the output circuits of the power converters 1 and 2, respectively. The common mode cores 3 and 4 are formed of ring-shaped ferrite cores, and are magnetically coupled to the output conductors 1a and 2a by passing all three-phase AC output conductors of the power converters 1 and 2 through the hollow portions. Is done. Thereby, it becomes the structure which inserted the common mode choke coil in the output circuit of the power converters 1 and 2, respectively.

電力変換器1、2の3相出力電流が平衡している場合は、コモンモードコア3、4内の合成磁束が零となるので、このコモンモードコア3、4は、インダクタンス、すなわちチョークコイルとしては作用しない。   When the three-phase output currents of the power converters 1 and 2 are balanced, the combined magnetic flux in the common mode cores 3 and 4 becomes zero. Therefore, the common mode cores 3 and 4 are used as inductances, that is, choke coils. Does not work.

例えば、電力変換器1、2から負荷5に対してコモンモードノイズ電流が流れた場合や、図5に点線矢印で示すように、電力変換器1の出力電流が、負荷5を介さず、電力変換器2に横流Icとして流れた場合は、コモンモードコア3、4を貫流する3相電流が不平衡となる。   For example, when a common mode noise current flows from the power converters 1 and 2 to the load 5, or as indicated by a dotted arrow in FIG. 5, the output current of the power converter 1 does not pass through the load 5 and power When flowing in the converter 2 as the cross current Ic, the three-phase current flowing through the common mode cores 3 and 4 becomes unbalanced.

横流Icは、半導体電力変換1と2のスイッチング動作の同期がずれて、例えば、電力変換器1を構成する直流電源Eの正極P側に接続されたIGBTQ11がオンし、電力変換器2の直流電源Eの負極N側に接続されたIGBTQ22がオンとなったときに、直流電源Eの正極P‐IGBTQ11‐コモンモードコア3‐コモンモードコア4−IGBTQ22‐直流電源Eの負極Nの経路で負荷5を経由しないで流れる。   In the cross current Ic, the switching operations of the semiconductor power conversions 1 and 2 are out of synchronization. For example, the IGBT Q11 connected to the positive electrode P side of the DC power supply E constituting the power converter 1 is turned on, and the DC of the power converter 2 is turned on. When the IGBT Q22 connected to the negative electrode N side of the power supply E is turned on, a load is applied on the positive electrode P-IGBTQ11-common mode core 3-common mode core 4-IGBTQ22-DC power supply E negative electrode N path of the DC power supply E It flows without going through 5.

このようなノイズ電流または横流が生じることにより各電力変換器1、2の出力電流は不平衡となる。不平衡電流が発生するとその零相分の電流(コモンモード電流)によってコモンモードコア3、4に磁束が発生するので、このコモンモードコア3、4は、インダクタンス、すなわちチョークコイルとして作用し、ノイズ電流および横流を抑制することができる。   When such noise current or cross current is generated, the output currents of the power converters 1 and 2 become unbalanced. When an unbalanced current is generated, a magnetic flux is generated in the common mode cores 3 and 4 by the zero-phase current (common mode current). Therefore, the common mode cores 3 and 4 act as inductances, that is, choke coils, and noise. Current and cross current can be suppressed.

特許第4351916号公報Japanese Patent No. 4351916 特許第4260110号公報Japanese Patent No. 4260110 特許第3676056号公報Japanese Patent No. 3676056

しかし、複数の半導体電力変換器を並列接続して構成した電力変換装置において、各半導体電力変換器の出力にコモンモードコアを磁気的に結合した場合、このコモンモードコアのインダクタンスは、コモンモードノイズ電流に対しては、低く抑え、横流に対しては、高くすることが望ましいという、相反する要求があり、対策が望まれていた。   However, in a power converter configured by connecting a plurality of semiconductor power converters in parallel, when a common mode core is magnetically coupled to the output of each semiconductor power converter, the inductance of the common mode core is equal to the common mode noise. There is a conflicting demand that it is desirable to keep the current low and the cross current high, and a countermeasure has been desired.

この発明は、このような要求に応えるため、複数の半導体電力変換器を並列接続して構成した電力変換装置において、前記各半導体電力変換器の出力にコモンモードコアを磁気的に結合し、このコモンモードコアが、電磁障害ノイズ電流のように前記各半導体電力変換器に同一方向のノイズ電流が流れる場合は、インダクタンスを低減し、前記各半導体電力変換器間に横流が流れる場合は、インダクタンスを高く維持することができるようにした電力変換装置を提供することを課題とするものである。   In order to meet such demands, the present invention provides a power converter configured by connecting a plurality of semiconductor power converters in parallel, and magnetically couples a common mode core to the output of each of the semiconductor power converters. The common mode core reduces the inductance when a noise current in the same direction flows through each of the semiconductor power converters as an electromagnetic interference noise current, and reduces the inductance when a cross current flows between the semiconductor power converters. It is an object of the present invention to provide a power conversion device that can be kept high.

この発明は、前記の課題を解決するため、複数の半導体電力変換器を並列接続して構成した電力変換装置において、前記各半導体電力変換器の出力導体にそれぞれコモンモードコアを磁気的に結合し、これらのコモンモードコアに共通に2次導体を貫通し、この2次導体の両端を結合して2次導体の閉回路を形成したことを特徴とするものである。   In order to solve the above-described problems, the present invention provides a power conversion device configured by connecting a plurality of semiconductor power converters in parallel, and magnetically coupling a common mode core to an output conductor of each of the semiconductor power converters. These common mode cores are commonly provided with a secondary conductor penetrating, and both ends of the secondary conductor are coupled to form a closed circuit of the secondary conductor.

この発明おいては、前記2次導体で形成した閉回路に直列に適宜の抵抗器を挿入することができる。   In the present invention, an appropriate resistor can be inserted in series in the closed circuit formed by the secondary conductor.

この発明によれば、複数の半導体電力変換器を並列接続して構成した電力変換装置における各半導体電力変換器の出力導体に磁気的に結合されたコモンモードコアに共通に2次導体を貫通し、この2次導体の両端を閉じて閉回路となる2次回路を設けることにより、電磁障害ノイズ電流のように各半導体電力変換器に同一方向となるコモンモード電流が流れる場合は、コモンモードコアのインダクタンスを低減することができ、かつ、半導体電力変換器間に横流が流れる場合は、コモンモードコアのインダクタンスを高く維持することができる。このため、コモンモードコアの途中にギャップを設ける等のインダクタンスを低減させる対策を施す必要がないので、装置のコストを低減できる効果が得られる。   According to the present invention, in the power conversion device configured by connecting a plurality of semiconductor power converters in parallel, the secondary conductor penetrates the common mode core magnetically coupled to the output conductor of each semiconductor power converter. When a common mode current flowing in the same direction flows through each semiconductor power converter like an electromagnetic interference noise current by providing a secondary circuit that is closed by closing both ends of the secondary conductor, a common mode core When the cross current flows between the semiconductor power converters, the inductance of the common mode core can be kept high. For this reason, since it is not necessary to take measures to reduce inductance such as providing a gap in the middle of the common mode core, an effect of reducing the cost of the apparatus can be obtained.

この発明の第1の実施例のノイズ電流が流れている状態を示す構成図。The block diagram which shows the state in which the noise current of 1st Example of this invention is flowing. この発明の第1の実施例の横流が流れている状態示す構成図。The block diagram which shows the state in which the cross current of 1st Example of this invention is flowing. この発明の第2の実施例を示す構成図。The block diagram which shows the 2nd Example of this invention. 従来の電力変換装置を示す構成図。The block diagram which shows the conventional power converter device. 従来の電力変換装置の動作説明図。Operation | movement explanatory drawing of the conventional power converter device.

この発明の実施の形態を図に示す実施例について説明する。   Embodiments of the present invention will be described with reference to the embodiments shown in the drawings.

図1に、この発明の第1の実施例の構成を示す。この図1において、1、2は、直流電源Eから供給される直流電力を交流電力に変換して負荷5に並列に供給する半導体電力変換器である。3、4は、リング状のフェライトで構成されたコモンモードコアであり、電力変換器1、4の3相の出力導体1a、2aをそれぞれ全部共通に貫通することにより、この出力導体1a,2aに磁気的に結合されている。このコモンモードコア3、4には、共通に2次導体6が貫通され、この2次導体6は、両端を結合して1つの閉回路を形成する。   FIG. 1 shows the configuration of the first embodiment of the present invention. In FIG. 1, reference numerals 1 and 2 denote semiconductor power converters that convert DC power supplied from the DC power supply E into AC power and supply the AC power to the load 5 in parallel. Reference numerals 3 and 4 denote common mode cores made of ring-shaped ferrite, and these output conductors 1a and 2a pass through the three-phase output conductors 1a and 2a of the power converters 1 and 4 in common. Are magnetically coupled to each other. The common mode cores 3 and 4 are pierced by a secondary conductor 6 in common, and the secondary conductor 6 joins both ends to form one closed circuit.

このように構成した電力変換装置において、半導体電力変換器1、2が正常に動作し、半導体電力変換器1、2に電磁障害ノイズによるコモンモードノイズ電流Inも、横流電流Icも流れていない状態にあるときは、コモンモードコア3、4を貫流する3相出力電流は平衡しているため、コモンモードコア3、4を貫流するにコモンモード電流は発生しない。このため、コモンモードコア3、4には、コモンモード電流による磁束が発生しないので、コモンモードコア3、4は、インダクタンスとして作用せず、損失も発生しない。   In the power converter configured as described above, the semiconductor power converters 1 and 2 operate normally, and neither the common mode noise current In nor the cross current Ic due to electromagnetic interference noise flows through the semiconductor power converters 1 and 2. , The three-phase output current flowing through the common mode cores 3 and 4 is balanced, so that no common mode current is generated when flowing through the common mode cores 3 and 4. For this reason, since the magnetic flux by a common mode current does not generate | occur | produce in the common mode cores 3 and 4, the common mode cores 3 and 4 do not act as an inductance, and a loss does not generate | occur | produce.

図1に示すように、電力変換器1、2に電磁障害ノイズが発生したとき、これによって電力変換器1、2の出力導体1a、2aを介してコモンモードノイズ電流In1、In2が負荷5に流れる。このコモンモードノイズ電流In1、In2は、矢印で示すように同一方向の電流となる。   As shown in FIG. 1, when electromagnetic interference noise occurs in the power converters 1 and 2, the common mode noise currents In1 and In2 are supplied to the load 5 through the output conductors 1a and 2a of the power converters 1 and 2 as a result. Flowing. The common mode noise currents In1 and In2 are currents in the same direction as indicated by arrows.

コモンモードコア3、4に共通に貫通された2次導体6は、両方のコアを同じ方向に貫通されている。すなわちコモンモードコア3を電力変換器1側から負荷5側へ貫通した2次導体6の先端は、他方のコモンモードコア4を電力変換器2側から負荷5側へ貫通して後端と結合され、閉回路が形成される。   The secondary conductor 6 penetrated in common to the common mode cores 3 and 4 penetrates both cores in the same direction. That is, the front end of the secondary conductor 6 that penetrates the common mode core 3 from the power converter 1 side to the load 5 side passes through the other common mode core 4 from the power converter 2 side to the load 5 side and is coupled to the rear end. And a closed circuit is formed.

コモンモードコア3、4に、各変換器1、2の出力導体1a、2aに流れるコモンモードノイズ電流In1、In2が貫流すると、コモンモードコア3、4を貫通した2次導体6には、このコモンモードノイズ電流In1、In2と対向する方向の矢印I21、I22で示す2次電流が流れるため、この2次電流I21、I22によってコモンモードコア3、4に発生する磁束が、コモンモードノイズ電流In1,In2によって発生した磁束を打ち消すことになる。このため、コモンモードコア3、4のコモンモードノイズ電流In1、In2に対するインダクタンスを低減させることができる。   When the common mode noise currents In1 and In2 flowing through the output conductors 1a and 2a of the converters 1 and 2 flow through the common mode cores 3 and 4, the secondary conductor 6 passing through the common mode cores 3 and 4 has this Since the secondary current indicated by the arrows I21 and I22 in the direction opposite to the common mode noise currents In1 and In2 flows, the magnetic flux generated in the common mode cores 3 and 4 by the secondary currents I21 and I22 is changed to the common mode noise current In1. , In2 cancels out the magnetic flux generated by In2. For this reason, the inductance with respect to the common mode noise current In1 and In2 of the common mode cores 3 and 4 can be reduced.

一方、図2に示すように、半導体電力変換器1、2間に、出力導体1a、2aを介して横流Icが流れた場合は、コモンモードコア3、4では、矢印で示すように、これらを貫流する横流Icの方向が互いに反対方向となる。このため、2次導体6には、コモンモードコア3を貫通する部分において矢印I23で示す方向の2次電流I23が誘導され、コモンモードコア4を貫通する部分において矢印I24で示す方向の2次電流I24が誘導される。2次導体6に誘導される2次電流I23とI24は方向が反対のため、相互に打消し合い、2次導体6を流れる2次電流I2は零となるので、横流Icによってコモンモードコア3、4に発生される磁束は低減されることなく維持される。このため、コモンモードコア3、4は、横流Icに対しては、高いインダクタンスを維持することができる。   On the other hand, as shown in FIG. 2, when a cross current Ic flows between the semiconductor power converters 1 and 2 via the output conductors 1a and 2a, in the common mode cores 3 and 4, as shown by arrows, The directions of the cross currents Ic flowing through are opposite to each other. Therefore, a secondary current I23 in the direction indicated by the arrow I23 is induced in the secondary conductor 6 in the portion passing through the common mode core 3, and the secondary current in the direction indicated by the arrow I24 in the portion passing through the common mode core 4. A current I24 is induced. Since the secondary currents I23 and I24 induced in the secondary conductor 6 are opposite in direction, they cancel each other, and the secondary current I2 flowing through the secondary conductor 6 becomes zero. 4 is maintained without being reduced. For this reason, the common mode cores 3 and 4 can maintain high inductance with respect to the cross current Ic.

この発明のように、複数の半導体電力変換器を並列接続して構成した電力変換装置において、各半導体電力変換器の出力導体にそれぞれコモンモードコアを磁気的に結合し、これらのコモンモードコアに共通に2次導体を貫通し、この2次導体により閉回路を形成することにより、コモンモードノイズ電流に対しては、コモンモードコアのインダクタンスを低減し、横流に対してはコモンモードコアのインダクタンスを維持し、低減されないようにすることができる。これにより、コモンモードコアにギャップを設けて予めインダクタンス値を下げる必要がなく、それぞれのモードで、自動的にコモンモードコアのインダクタンス値を調整することできる。   As in the present invention, in a power converter configured by connecting a plurality of semiconductor power converters in parallel, a common mode core is magnetically coupled to the output conductor of each semiconductor power converter, and these common mode cores are connected to each other. By penetrating the secondary conductor in common and forming a closed circuit with this secondary conductor, the common mode core inductance is reduced for common mode noise current, and the common mode core inductance for cross current. Can be maintained and not reduced. Accordingly, it is not necessary to previously reduce the inductance value by providing a gap in the common mode core, and the inductance value of the common mode core can be automatically adjusted in each mode.

図3にこの発明の第2の実施例を示す。この実施例2は、複数の半導体電力変換器1、2の出力導体のそれぞれに磁気的に結合した複数のコモンモードコア3、4に共通にした2次導体6によって形成した閉回路に直列に抵抗器7を挿入した点が、前記の実施例1とは異なる。   FIG. 3 shows a second embodiment of the present invention. The second embodiment is in series with a closed circuit formed by a secondary conductor 6 common to a plurality of common mode cores 3 and 4 magnetically coupled to output conductors of a plurality of semiconductor power converters 1 and 2, respectively. The point which inserted the resistor 7 differs from the said Example 1. FIG.

この実施例2における抵抗器7は、電力変換器1、2から負荷5にコモンモードノイズ電流In1、In2が流れるときは、コモンモードコア3、4において2次導体6に誘導される2次電流I21、I22が同一方向となり加算されるので、電流I21、I22の合成電流によって電力を消費する。この電力は、コモンモードコア3、4の1次回路、すなわち各電力変換器1、2の主回路の出力導体1a、2a側から、2次回路、すなわちコモンモード3、4を共通に貫通する2次導体6に供給されることで、零相電流のエネルギを消費する。抵抗器7の消費電力は、抵抗器7を流れる電流の2乗に抵抗器7の抵抗値を乗じたものであるので、抵抗値を適切に選定することにより零相電流のエネルギを適切に処理することができるので、ノイズ抑制効果を調整することが可能となる。   In the second embodiment, when the common mode noise currents In1 and In2 flow from the power converters 1 and 2 to the load 5, the secondary current induced in the secondary conductor 6 in the common mode cores 3 and 4 Since I21 and I22 are added in the same direction, power is consumed by the combined current of currents I21 and I22. This power passes through the secondary circuit, that is, the common modes 3 and 4 in common, from the output conductors 1a and 2a side of the primary circuit of the common mode cores 3 and 4, that is, the main circuit of each power converter 1 and 2. By being supplied to the secondary conductor 6, energy of zero-phase current is consumed. Since the power consumption of the resistor 7 is obtained by multiplying the square of the current flowing through the resistor 7 by the resistance value of the resistor 7, the energy of the zero-phase current is appropriately processed by appropriately selecting the resistance value. Therefore, the noise suppression effect can be adjusted.

なお、横流が生じた場合は、コモンモードコア3、4に貫通された2次導体6に誘導された2次電流は相互に打ち消されて、2次導体6の閉回路には2次電流は流れないので、抵抗器7による電力消費は生じない。   When a cross current occurs, the secondary currents induced in the secondary conductors 6 penetrating the common mode cores 3 and 4 cancel each other, and the secondary current in the closed circuit of the secondary conductor 6 is not Since it does not flow, power consumption by the resistor 7 does not occur.

E:直流電源
1、2:半導体電力変換器
1a、2a:半導体電力変換器の出力導体
3、4:コモンモードコア
5:負荷
6:2次導体
7:抵抗器
E: DC power source 1, 2: Semiconductor power converter 1a, 2a: Output conductor of semiconductor power converter 3, 4: Common mode core 5: Load 6: Secondary conductor 7: Resistor

Claims (2)

複数の半導体電力変換器を並列接続して構成した電力変換装置において、前記各半導体電力変換器の出力導体にそれぞれコモンモードコアを磁気的に結合し、これらのコモンモードコアに共通に2次導体を貫通し、この2次導体の両端を結合して2次導体の閉回路を形成したことを特徴とする電力変換装置。   In a power conversion apparatus configured by connecting a plurality of semiconductor power converters in parallel, a common mode core is magnetically coupled to an output conductor of each of the semiconductor power converters, and a secondary conductor is shared by these common mode cores. The power converter is characterized in that a closed circuit of the secondary conductor is formed by connecting both ends of the secondary conductor. 前記2次導体で形成した閉回路に直列に適宜の抵抗器を挿入したことを特徴とする請求項1に記載の電力変換装置。   The power converter according to claim 1, wherein an appropriate resistor is inserted in series in a closed circuit formed by the secondary conductor.
JP2015182175A 2015-09-15 2015-09-15 Power converter Active JP6631111B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2015182175A JP6631111B2 (en) 2015-09-15 2015-09-15 Power converter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2015182175A JP6631111B2 (en) 2015-09-15 2015-09-15 Power converter

Publications (2)

Publication Number Publication Date
JP2017060265A true JP2017060265A (en) 2017-03-23
JP6631111B2 JP6631111B2 (en) 2020-01-15

Family

ID=58390820

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2015182175A Active JP6631111B2 (en) 2015-09-15 2015-09-15 Power converter

Country Status (1)

Country Link
JP (1) JP6631111B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113007883A (en) * 2021-03-02 2021-06-22 珠海拓芯科技有限公司 Anti-interference device, electronic equipment and air conditioner
WO2022264660A1 (en) * 2021-06-16 2022-12-22 株式会社日立製作所 Power conversion device and power conversion method

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001086734A (en) * 1999-09-14 2001-03-30 Hitachi Ltd Power conversion system
JP2006081284A (en) * 2004-09-09 2006-03-23 Miyaden Co Ltd Parallel inverter device
WO2011136232A1 (en) * 2010-04-26 2011-11-03 Terakawa Takashige Noise damper

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001086734A (en) * 1999-09-14 2001-03-30 Hitachi Ltd Power conversion system
JP2006081284A (en) * 2004-09-09 2006-03-23 Miyaden Co Ltd Parallel inverter device
WO2011136232A1 (en) * 2010-04-26 2011-11-03 Terakawa Takashige Noise damper

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113007883A (en) * 2021-03-02 2021-06-22 珠海拓芯科技有限公司 Anti-interference device, electronic equipment and air conditioner
CN113007883B (en) * 2021-03-02 2022-04-19 珠海拓芯科技有限公司 Anti-interference device, electronic equipment and air conditioner
WO2022264660A1 (en) * 2021-06-16 2022-12-22 株式会社日立製作所 Power conversion device and power conversion method

Also Published As

Publication number Publication date
JP6631111B2 (en) 2020-01-15

Similar Documents

Publication Publication Date Title
JP5930560B1 (en) High frequency insulated gate driver circuit and gate circuit driving method
US20190096572A1 (en) Coupled Inductor Structure
JP7133566B2 (en) inverter
JP6451681B2 (en) Power converter
JP6158243B2 (en) Power conversion circuit system
EP3300234B1 (en) Power conversion device
JP6556951B2 (en) Combined common mode inductor and differential signal transformer
JP6637065B2 (en) Parallelization of switching devices for high power circuits
JP6631111B2 (en) Power converter
JP6165889B2 (en) Switch mode drive circuit
TWI431908B (en) Power conversion device
JP6427080B2 (en) Transformer-reactor integrated magnetic element and power conversion circuit system
JPWO2018199223A1 (en) Power supply circuit
JP6545612B2 (en) Transformer-reactor integrated magnetic element and power conversion circuit system
Sanchez et al. Design and fault-operation analysis of a modular cyclic cascade inter-cell transformer (ICT) for parallel multicell converters
JP6148590B2 (en) Coupling coil structure and transformer
US10068700B2 (en) Converter device and coil arrangement for a voltage regulator
JPS59201682A (en) Inverter
JP2009177040A (en) Wiring method of semiconductor switching element
JP6430345B2 (en) Semiconductor power converter
Kroics et al. Concept of Inductor with a Virtual Air Gap for Increasing Fault Current Capability in Traction Drive Applications
JP6461405B2 (en) Signal transmission system and signal transmission method
US10454387B2 (en) Interposition inductor arrangement for multiple drives in parallel
JP6595433B2 (en) Waveform generation circuit
JP2017092670A (en) Pulse generation device

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20180809

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20190521

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20190522

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20190626

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20191112

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20191125

R150 Certificate of patent or registration of utility model

Ref document number: 6631111

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250