JP2017059091A - Power source circuit - Google Patents

Power source circuit Download PDF

Info

Publication number
JP2017059091A
JP2017059091A JP2015184768A JP2015184768A JP2017059091A JP 2017059091 A JP2017059091 A JP 2017059091A JP 2015184768 A JP2015184768 A JP 2015184768A JP 2015184768 A JP2015184768 A JP 2015184768A JP 2017059091 A JP2017059091 A JP 2017059091A
Authority
JP
Japan
Prior art keywords
power supply
power source
control unit
power
backup
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2015184768A
Other languages
Japanese (ja)
Inventor
圭紀 片桐
Yoshinori Katagiri
圭紀 片桐
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Intellectual Property Management Co Ltd
Original Assignee
Panasonic Intellectual Property Management Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Panasonic Intellectual Property Management Co Ltd filed Critical Panasonic Intellectual Property Management Co Ltd
Priority to JP2015184768A priority Critical patent/JP2017059091A/en
Publication of JP2017059091A publication Critical patent/JP2017059091A/en
Pending legal-status Critical Current

Links

Images

Abstract

PROBLEM TO BE SOLVED: To provide a power source circuit that allows an EDLC to attain unification of a backup power source for a control unit and memory requiring a plurality of power sources, and surely conducts a startup and end sequence of SoC.SOLUTION: A power source circuit of the present invention comprises: a plurality of power sources composed of a single backup power source; a control unit that is connected to the plurality of power sources; a storage power source that supplies a power source to a storage unit; a backup power source that retains electric charges of the storage power source and the plurality of power sources upon shutting down of the power source; and a disconnection circuit that, when the control unit determines that the back-up power source is not required, shuts down the backup power source. Accordingly, when the control unit such as SoC and the like determines shutdown of the power source, the backup power source is used to conduct processing for retreating data to a memory such as the storage unit and the like, and other devices such as a microcomputer and the like.SELECTED DRAWING: Figure 1

Description

本発明は、制御部とメモリのバックアップ電源を一元化した電源回路に関する。   The present invention relates to a power supply circuit that unifies a control unit and a memory backup power supply.

従来より、バックアップ電源として電気二重層キャパシタを使用する場合、電気二重層キャパシタで蓄えた電荷からさらに別の複数電源を構成しシステム制御部へ接続されることはなく、電気二重層キャパシタで蓄えた電荷をそのままバックアップ電源として使用する単電源構造のものが知られている(例えば、下記特許文献1参照)。   Conventionally, when an electric double layer capacitor is used as a backup power source, another multiple power source is not formed from the electric charge stored in the electric double layer capacitor and is not connected to the system control unit, but is stored in the electric double layer capacitor. One having a single power supply structure in which electric charges are directly used as a backup power supply is known (for example, see Patent Document 1 below).

特開2009-27844号公報JP 2009-27844 A

記憶素子として活用されるメモリなど電源の瞬断対策が必要なデバイスには、バックアップ電源としてEDLC(Electric Double Layer Capacitor)が一般的に使われている。これらメモリ等の記憶部を制御し、システム制御部として働くSoC(System on a Chip)等においてもEDLCを使用することで、電源瞬断時のメモリや、デバイスの退避処理を行っている。これによって、電源OFF−ON時の再起動時間の短縮といった効果が期待できる。しかしながら、複数の電源を必要とするデバイスに対しては、バックアップ電源の残留電荷の影響により、電源の起動や終了が正常に動作しないため、このバックアップ電源をそのまま使用するのは困難となる。   An EDLC (Electric Double Layer Capacitor) is generally used as a backup power source for devices such as a memory used as a storage element that require countermeasures against instantaneous power interruption. By using the EDLC in a SoC (System on a Chip) or the like that controls the storage unit such as the memory and functions as a system control unit, the memory and device save processing at the time of power supply interruption is performed. As a result, the effect of shortening the restart time at the time of power OFF-ON can be expected. However, for a device that requires a plurality of power supplies, since the start-up and termination of the power supply does not operate normally due to the influence of the residual charge of the backup power supply, it is difficult to use the backup power supply as it is.

本発明は、上記課題を解決するためになされたもので、制御部と記憶部の電源の一元化を図り、システム電源の起動時と終了時の制御動作を正常に行う電源回路を提供することを目的とする。   The present invention has been made to solve the above problems, and provides a power supply circuit that unifies the power supply of the control unit and the storage unit, and that normally performs control operations at the start and end of the system power supply. Objective.

上記目的を達成するために本発明の電源回路は、単一のバックアップ電源からなる複数電源と、この複数電源と接続された制御部と、記憶部へ電源供給する記憶部用電源と、電源瞬断時に前記記憶部用電源および前記複数電源の電荷を保持するバックアップ電源とを備え、前記制御部が前記バックアップ電源の電荷保持を不要と判定した時に、前記バックアップ電源を切断する切断回路を備える。   In order to achieve the above object, a power supply circuit of the present invention includes a plurality of power supplies comprising a single backup power supply, a control unit connected to the plurality of power supplies, a power supply for a storage unit for supplying power to the storage unit, a power supply instantaneously A power supply for the storage unit and a backup power supply for holding the charges of the plurality of power supplies at the time of disconnection, and a disconnection circuit for disconnecting the backup power supply when the control unit determines that the charge retention of the backup power supply is unnecessary.

本発明によれば、電源からの電源供給が短い時間絶たれるような電源の瞬断を制御部が判定した際に、バックアップ電源を用いることで、例えば記憶部などのメモリや、その他デバイスからのデータ退避処理を可能とする。また、切断回路と放電抵抗を設けたことにより、制御部がバックアップ電源を不要と判定した際、終了時の制御シーケンスを正常に処理することが出来る。また、システム電源をOFFした後、直ちにシステム電源を起動する場合に、再起動時間の短縮が可能となる。これにより、電源回路を使用した電子機器システム全体における起動時間の短縮が図れる。   According to the present invention, when the control unit determines that the power supply from the power supply is interrupted for a short time, by using the backup power supply, for example, from a memory such as a storage unit or other device Enables data save processing. In addition, by providing the disconnection circuit and the discharge resistor, when the control unit determines that the backup power supply is unnecessary, the control sequence at the end can be processed normally. In addition, when the system power supply is started immediately after the system power supply is turned off, the restart time can be shortened. Thereby, the start-up time in the whole electronic device system using the power supply circuit can be shortened.

本発明の一実施例を示す電源回路のブロック図である。It is a block diagram of a power supply circuit showing an embodiment of the present invention. 本発明の一実施例における動作説明のための終了時フローチャートである。It is a flowchart at the time of completion | finish for the operation | movement description in one Example of this invention. 本発明の一実施例における動作説明のための起動時フローチャートである。It is a flowchart at the time of starting for operation | movement description in one Example of this invention.

(実施の形態)
以下、本発明の実施の形態について、図面を参照して詳細に説明する。
(Embodiment)
Hereinafter, embodiments of the present invention will be described in detail with reference to the drawings.

図1は、本発明の実施の形態に係る電源回路におけるブロック図を示す。電源回路1は、アナログ信号をデジタル信号に変換したり、画像処理等の制御動作を行うSoC(System on a Chip)等からなる制御部2と、SD(Secure Digital)、マイクロSD等からなる記憶部3と、電源瞬断時に制御部2から記憶部3へデータ退避処理を行うバックアップ電源4を備える。   FIG. 1 is a block diagram of a power supply circuit according to an embodiment of the present invention. The power supply circuit 1 includes a control unit 2 including a SoC (System on a Chip) that converts an analog signal into a digital signal and performs a control operation such as image processing, and a memory including an SD (Secure Digital), a micro SD, and the like. And a backup power source 4 that performs data saving processing from the control unit 2 to the storage unit 3 when the power source is instantaneously interrupted.

制御部2は、アナログ信号をデジタル信号に変換したり、画像処理等の制御動作を行う機能を有しており、複数の電源を必要とする。この複数の電源としては、後述する電源6、電源7、電源8が制御部2の起動に必要な電源となる。   The control unit 2 has functions of converting analog signals into digital signals and performing control operations such as image processing, and requires a plurality of power supplies. As the plurality of power sources, a power source 6, a power source 7, and a power source 8 described later are power sources necessary for starting the control unit 2.

バックアップ電源4は、EDLC(Electric Double Layer Capacitor)から構成されており、電源瞬断時において電荷を保持し、記憶部用電源9及び電源6、電源7、電源8の補助機能を有する。   The backup power source 4 is composed of an EDLC (Electric Double Layer Capacitor), holds electric charges when the power source is interrupted, and has a storage unit power source 9, a power source 6, a power source 7, and an auxiliary function of the power source 8.

システム電源5は、電源6、電源7、電源8及び記憶部用電源9へ電圧を供給する。   The system power supply 5 supplies a voltage to the power supply 6, the power supply 7, the power supply 8, and the storage unit power supply 9.

記憶部用電源9は、記憶部3に電圧を供給する。   The storage unit power supply 9 supplies a voltage to the storage unit 3.

電源6、電源7、電源8は、この順で電位が高くなり、最も電位が高いのは電源8となる。複数の電源を必要とする制御部2において、電位の低い順に電源を起動するのが一般的である。電流は電位の高い方から低い方へ流れるため、仮に電位の高い電源を先に起動してしまうと、制御部2内部で本来では流れない方向へ電流が流れてしまい、この結果、制御部2自体を破壊してしまう現象(電源回り込み)が発生するためである。この電源回り込みによって生じる制御部2の破損を防ぐため、システム電源5がONとなるタイミングでは、電源6、電源7、電源8の順に起動する必要がある。また、システム電源5がOFFされるタイミングでは、電源8、電源7、電源6の順に終了する必要がある。   The power supply 6, the power supply 7, and the power supply 8 increase in potential in this order, and the power supply 8 has the highest potential. In the control unit 2 that requires a plurality of power supplies, the power supplies are generally started in ascending order of potential. Since the current flows from the higher potential to the lower potential, if the power source having a higher potential is activated first, the current flows in a direction that does not originally flow inside the control unit 2, and as a result, the control unit 2. This is because a phenomenon that destroys itself (around the power supply) occurs. In order to prevent damage to the control unit 2 caused by the power wraparound, it is necessary to start in the order of the power source 6, the power source 7, and the power source 8 at the timing when the system power source 5 is turned on. Further, at the timing when the system power supply 5 is turned off, it is necessary to end the power supply 8, the power supply 7, and the power supply 6 in this order.

バックアップ電源4は、システム電源5から通電が開始されると同時に電荷を保持する。また、電源瞬断時にシステム電源5からの通電が遮断されると、バックアップ電源4は記憶部用電源9や電源6、電源7、電源8のバックアップ電源として働き、記憶部3へデータ等の書き込みに必要な時間を確保するため、記憶部3や制御部2の動作を継続させる。   The backup power supply 4 holds electric charges at the same time as energization is started from the system power supply 5. Further, when the power supply from the system power supply 5 is cut off when the power supply is instantaneously cut off, the backup power supply 4 functions as a backup power supply for the storage unit power supply 9, the power supply 6, the power supply 7, and the power supply 8, and writes data or the like to the storage unit 3. The operation of the storage unit 3 and the control unit 2 is continued in order to ensure the time necessary for the storage.

バックアップ電源4の切断回路10は、電源瞬断時にバックアップ電源4により記憶部3のデータ書き込みに必要な時間が経過すると、記憶部3でのデータ書き込みの終了後にバックアップ電源4から電圧供給が不要となる。このため、切断回路10によりバックアップ電源4からの電圧供給を遮断する。   The disconnection circuit 10 of the backup power supply 4 does not need to supply a voltage from the backup power supply 4 after the data writing in the storage unit 3 is completed when a time necessary for writing data in the storage unit 3 has elapsed by the backup power supply 4 at the momentary power interruption. Become. For this reason, the voltage supply from the backup power supply 4 is cut off by the cutting circuit 10.

また、バックアップ電源4が切断回路10により切断された場合には、抵抗11、抵抗12、抵抗13は、電源8、電源7、電源6の順番で正常に電源供給を終了させるための放電抵抗となる。   When the backup power supply 4 is disconnected by the disconnection circuit 10, the resistor 11, the resistor 12, and the resistor 13 are discharge resistors for normally terminating power supply in the order of the power supply 8, the power supply 7, and the power supply 6. Become.

ダイオード14とダイオード15は、それぞれ記憶部用電源9や電源6、電源7、電源
8からの逆電流保護のためのダイオードとなる。
The diode 14 and the diode 15 are diodes for protection against reverse current from the storage unit power supply 9, the power supply 6, the power supply 7, and the power supply 8, respectively.

以上のように構成された電源回路において、システム電源5がOFFされる際の電源回路1の終了シーケンスを図2を用いて説明する。   In the power supply circuit configured as described above, an end sequence of the power supply circuit 1 when the system power supply 5 is turned off will be described with reference to FIG.

まず、電源回路1の通常起動(電源ON状態)時から電源瞬断が発生、またはシステム電源5のOFF(通電の遮断)が起こると(S1ステップ)、バックアップ電源4の放電が開始される(S2ステップ)。   First, when an instantaneous power interruption occurs from the normal startup (power ON state) of the power supply circuit 1 or when the system power supply 5 is turned OFF (energization interruption) (step S1), the backup power supply 4 starts to be discharged (step S1). S2 step).

制御部2は、電源の瞬断発生、又は電源OFFが行われると、記憶部3やマイコン等その他デバイスを安全にシャットダウンさせるため終了処理へ移行する。記憶部3のデータ書き込み要求が完了していない場合は、バックアップ電源4は制御部2の放電を継続する(S3ステップのNO)。一方、制御部がバックアップ電源4の電荷保持を不要と判定すると、バックアップ電源を切断する切断回路10へスイッチを開放する信号を制御部2から切断回路10へ送る。すなわち、制御部2は記憶部3や、その他デバイスからのデータ書き込みが完了すると、これ以上のバックアップ電源4の放電は不要と判断し、バックアップ電源4からの電源供給を切断処理へ移行する(S3ステップのYES)。   When the power interruption occurs or the power is turned off, the control unit 2 shifts to an end process to safely shut down other devices such as the storage unit 3 and the microcomputer. If the data write request in the storage unit 3 has not been completed, the backup power source 4 continues to discharge the control unit 2 (NO in step S3). On the other hand, when the control unit determines that it is not necessary to hold the charge of the backup power supply 4, a signal for opening the switch is sent from the control unit 2 to the disconnection circuit 10 to the disconnection circuit 10 that disconnects the backup power supply. That is, when the data writing from the storage unit 3 and other devices is completed, the control unit 2 determines that no further discharge of the backup power supply 4 is necessary, and shifts the power supply from the backup power supply 4 to the disconnection process (S3). YES of step).

制御部2は、バックアップ電源の切断回路10のスイッチを解放する信号を送り、バックアップ電源4の電源供給を遮断する(S4ステップ)。   The control unit 2 sends a signal for releasing the switch of the backup power supply disconnecting circuit 10 and shuts off the power supply of the backup power supply 4 (step S4).

制御部2は、バックアップ電源4の切断回路10を遮断すると、記憶部用電源9と電源8を電源OFF状態へ移行する。この際、電圧の高い順に電源OFFしないと電源回り込みが発生してしまい破損する惧れがあるため、制御部2は放電抵抗である抵抗11、抵抗12、抵抗13を適切な抵抗値となるようにし、電源8を最初に電源OFFする(S5ステップ)。   When the disconnecting circuit 10 of the backup power source 4 is cut off, the control unit 2 shifts the storage unit power source 9 and the power source 8 to the power OFF state. At this time, if the power is not turned off in the order of voltage, the power supply wraparound may occur and damage may occur, so that the control unit 2 sets the resistances 11, 12, and 13 as discharge resistances to appropriate resistance values. The power supply 8 is first turned off (step S5).

制御部2は、電源8の電源OFFを行うと、次に電源7をOFFする(S6ステップ)。   If the power supply 8 is turned off, the control unit 2 next turns off the power supply 7 (step S6).

制御部2は、電源7の電源OFFを検知したら、最後に電源6を電源OFFする(S7ステップ)。このように、電源6がOFFされると制御部2への電源供給が完全に止まり、電源回路1の終了シーケンスは完了となる(S8ステップ)。   When the control unit 2 detects that the power source 7 is turned off, the control unit 2 finally turns off the power source 6 (step S7). Thus, when the power supply 6 is turned off, the power supply to the control unit 2 is completely stopped, and the termination sequence of the power supply circuit 1 is completed (step S8).

続けて、電源回路1の終了シーケンスが完了後にシステム電源5が起動(ON)された際の電源回路1の起動シーケンスについて図3を用いて説明する。   Next, the startup sequence of the power supply circuit 1 when the system power supply 5 is started (ON) after the completion sequence of the power supply circuit 1 is completed will be described with reference to FIG.

システム電源5がONされると、電源回路1の通電が開始され(S9ステップ)、まず電源6が起動され、制御部2へ電源供給を開始される(S10ステップ)。電源6の起動が行われると、次に電源7を起動され、制御部2へ電源供給を行う(S11ステップ)。電源7が起動されると、最後に電源8を起動し、制御部2へ電源供給を開始する(S12ステップ)。   When the system power supply 5 is turned on, energization of the power supply circuit 1 is started (step S9). First, the power supply 6 is activated and power supply to the control unit 2 is started (step S10). When the power supply 6 is activated, the power supply 7 is activated next, and power is supplied to the control unit 2 (step S11). When the power source 7 is activated, the power source 8 is finally activated, and power supply to the control unit 2 is started (step S12).

電源6、電源7、電源8の順番で電圧供給が行われると制御部2は起動される(S13ステップ)。   When voltage supply is performed in the order of the power source 6, the power source 7, and the power source 8, the control unit 2 is activated (step S13).

ここで制御部2は、バックアップ電源4の充電電圧の監視を開始し、バックアップ電源4が完全に充電されていなければ(S14ステップのNo)、バックアップ電源4の充電は継続される(S15ステップ)。   Here, the control unit 2 starts monitoring the charging voltage of the backup power supply 4, and if the backup power supply 4 is not fully charged (No in step S14), the charging of the backup power supply 4 is continued (step S15). .

制御部2は、充電が完了したことを検知すると(S14ステップのYes)、バックアップ電源の切断回路10のスイッチを短絡する信号を制御部2から切断回路10へ送り、バックアップ電源4と記憶部用電源9及び電源6、電源7、電源8が切断回路10と通電される(S16ステップ)。すなわち制御部は、バックアップ電源4からの電荷供給を不要と判断した際、切断回路10を介して、バックアップ電源4と記憶部用電源9、及び電源6,電源7、電源8の通電制御が可能となる。   When the control unit 2 detects that the charging has been completed (Yes in step S14), the control unit 2 sends a signal for short-circuiting the switch of the backup power supply disconnection circuit 10 from the control unit 2 to the disconnection circuit 10 for the backup power supply 4 and the storage unit. The power source 9, the power source 6, the power source 7, and the power source 8 are energized with the disconnection circuit 10 (step S16). That is, when the control unit determines that the charge supply from the backup power source 4 is unnecessary, the energization control of the backup power source 4 and the storage unit power source 9, the power source 6, the power source 7, and the power source 8 is possible via the disconnection circuit 10. It becomes.

このように、システム電源5がONされると、直ちに電源回路1が起動される。   Thus, when the system power supply 5 is turned on, the power supply circuit 1 is activated immediately.

なお、システム電源5の電源瞬断を制御部2が判定した際は、バックアップ電源4からの電圧供給を開始し、制御部2から記憶部3へのデータ書込みが完了するまで、電圧供給を保持する。   When the control unit 2 determines that the power supply of the system power supply 5 is instantaneously interrupted, voltage supply from the backup power supply 4 is started and the voltage supply is maintained until data writing from the control unit 2 to the storage unit 3 is completed. To do.

以上説明したように、本発明の電源回路は、単一のバックアップ電源からなる複数電源と、この複数電源と接続された制御部と、記憶部へ電源供給する記憶部用電源と、電源瞬断時に記憶部用電源および複数電源の電荷を保持するバックアップ電源とを備えるため、制御部がバックアップ電源が不要と判定した時にバックアップ電源が直ちに遮断される。   As described above, the power supply circuit according to the present invention includes a plurality of power supplies including a single backup power supply, a control unit connected to the plurality of power supplies, a power supply for a storage unit that supplies power to the storage unit, and an instantaneous power interruption. Since the power supply for the storage unit and the backup power supply for holding the charges of the plurality of power supplies are sometimes provided, the backup power supply is immediately shut down when the control unit determines that the backup power supply is unnecessary.

これによって、SoCなどの制御部が、電源瞬断と判定した際に、バックアップ電源を用いることで記憶部などのメモリや、例えばマイコン等その他デバイスのデータ退避処理が可能となる。また、切断回路と放電抵抗を設けることにより、制御部がバックアップ電源を不要と判定した際は、終了時の制御シーケンスを正常に処理することが可能となる。また、システム電源をOFF後、システム電源を起動した際の制御部を駆動するための再起動時間の時間短縮が可能となる。この為、電源回路を使用した電子機器システム全体における起動時間の短縮が図れる。   As a result, when a control unit such as SoC determines that the power supply is instantaneously interrupted, data backup processing of a memory such as a storage unit or other devices such as a microcomputer can be performed by using a backup power supply. In addition, by providing the disconnection circuit and the discharge resistor, when the control unit determines that the backup power supply is unnecessary, the control sequence at the end can be processed normally. Further, after the system power is turned off, the restart time for driving the control unit when the system power is started can be shortened. For this reason, the start-up time in the entire electronic device system using the power circuit can be shortened.

電子機器等のバックアップ電源システムにおける電源回路に利用できる。   It can be used for a power supply circuit in a backup power supply system such as an electronic device.

1 電源回路
2 制御部
3 記憶部
4 バックアップ電源
5 システム電源
6 電源
7 電源
8 電源
9 記憶部用電源
10 切断回路
11 抵抗
12 抵抗
13 抵抗
14 ダイオード
15 ダイオード
DESCRIPTION OF SYMBOLS 1 Power supply circuit 2 Control part 3 Memory | storage part 4 Backup power supply 5 System power supply 6 Power supply 7 Power supply 8 Power supply 9 Power supply for memory | storage parts 10 Cutting circuit 11 Resistance 12 Resistance 13 Resistance 14 Diode 15 Diode

Claims (4)

単一のバックアップ電源からなる複数電源と、この複数電源と接続された制御部と、記憶部へ電源供給する記憶部用電源と、電源瞬断時に前記記憶部用電源および前記複数電源の電荷を保持するバックアップ電源とを備え、
前記制御部が前記バックアップ電源の電荷保持を不要と判定した時に、前記バックアップ電源を切断する切断回路と、を備える電源回路。
A plurality of power sources composed of a single backup power source, a control unit connected to the plurality of power sources, a power source for a storage unit that supplies power to the storage unit, a power source for the storage unit and a charge of the plurality of power sources at the time of instantaneous power interruption With a backup power supply to hold,
A power supply circuit comprising: a disconnect circuit that disconnects the backup power supply when the control unit determines that the charge retention of the backup power supply is unnecessary.
前記切断回路に加え、制御部に接続された複数の各電源部にそれぞれ放電抵抗を備える請求項1記載の電源回路。   The power supply circuit according to claim 1, wherein each of the plurality of power supply units connected to the control unit includes a discharge resistor in addition to the disconnection circuit. 前記制御部は、前記バックアップ電源の充電電圧を監視し、
前記バックアップ電源の充電が完了したことを検知すると、前記切断回路のスイッチを短絡する信号を切断回路へ送り、
前記切断回路を介して、
前記バックアップ電源と前記記憶部用電源、及び前記複数電源の通電を制御する請求項1記載の電源回路。
The control unit monitors a charging voltage of the backup power source,
Upon detecting that the charging of the backup power supply is completed, a signal for short-circuiting the switch of the cutting circuit is sent to the cutting circuit,
Through the cutting circuit,
The power supply circuit according to claim 1, wherein energization of the backup power supply, the storage unit power supply, and the plurality of power supplies is controlled.
前記制御部は、電源の瞬断を判定した際に、前記バックアップ電源からの電圧供給を開始し、前記制御部から前記記憶部へのデータ書込みが完了するまで電圧供給を保持する請求項1記載の電源回路。   2. The control unit starts voltage supply from the backup power source when determining an instantaneous power interruption, and holds the voltage supply until data writing from the control unit to the storage unit is completed. Power supply circuit.
JP2015184768A 2015-09-18 2015-09-18 Power source circuit Pending JP2017059091A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2015184768A JP2017059091A (en) 2015-09-18 2015-09-18 Power source circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2015184768A JP2017059091A (en) 2015-09-18 2015-09-18 Power source circuit

Publications (1)

Publication Number Publication Date
JP2017059091A true JP2017059091A (en) 2017-03-23

Family

ID=58391727

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2015184768A Pending JP2017059091A (en) 2015-09-18 2015-09-18 Power source circuit

Country Status (1)

Country Link
JP (1) JP2017059091A (en)

Similar Documents

Publication Publication Date Title
EP3226136B1 (en) Watchdog circuit
CN105807885B (en) Power failure protection method and device
CN107085543B (en) Apparatus and method for restarting electronic device
JP6126164B2 (en) Electronic device having memory data backup function
US8836167B2 (en) Power redundant system
WO2016063866A1 (en) Power supply control device and information processing device
EP3159755B1 (en) Plc system
JP6392291B2 (en) Electronic device having backup power supply and method of charging and discharging backup power supply
JP4435000B2 (en) Battery control circuit, electronic device equipped with the battery control circuit, charge control program, and charge control method
JP2016020178A (en) Power supply control system
JP7297494B2 (en) POWER SUPPLY DEVICE, CONTROL METHOD THEREOF, AND IMAGE READING DEVICE
JP2017059091A (en) Power source circuit
JP2015170332A (en) NAND flash module control method
JP5610528B2 (en) Charging control method, charging control device and battery charging system
JP5407466B2 (en) Power control method
JPH10191579A (en) Uninterruptible power and information processor with uninterruptible power
JP6557157B2 (en) Power control system
JP2001352675A (en) Power supply device for on-board computing equipment
JP2008070951A (en) Microcomputer monitoring circuit
KR102136581B1 (en) An apparatus for compensating power failure and electrionic device comprising the same
JP4227284B2 (en) CPU control circuit
JP6448278B2 (en) Electronic device and control method
KR100577800B1 (en) Automatic back-up device and method for computer system
JP2007504799A (en) Power supply system and control method
TWI497869B (en) Power supply status detection module and method thereof