JP2015522878A5 - - Google Patents

Download PDF

Info

Publication number
JP2015522878A5
JP2015522878A5 JP2015516237A JP2015516237A JP2015522878A5 JP 2015522878 A5 JP2015522878 A5 JP 2015522878A5 JP 2015516237 A JP2015516237 A JP 2015516237A JP 2015516237 A JP2015516237 A JP 2015516237A JP 2015522878 A5 JP2015522878 A5 JP 2015522878A5
Authority
JP
Japan
Prior art keywords
memory
requests
data
processors
type
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2015516237A
Other languages
English (en)
Japanese (ja)
Other versions
JP6170553B2 (ja
JP2015522878A (ja
Filing date
Publication date
Application filed filed Critical
Priority claimed from PCT/US2013/044682 external-priority patent/WO2013185015A2/en
Publication of JP2015522878A publication Critical patent/JP2015522878A/ja
Publication of JP2015522878A5 publication Critical patent/JP2015522878A5/ja
Application granted granted Critical
Publication of JP6170553B2 publication Critical patent/JP6170553B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2015516237A 2012-06-08 2013-06-07 異種プロセッサを使用するアプリケーションに低レイテンシを提供するためのシステムおよび方法 Active JP6170553B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US201261657404P 2012-06-08 2012-06-08
US61/657,404 2012-06-08
PCT/US2013/044682 WO2013185015A2 (en) 2012-06-08 2013-06-07 System and method for providing low latency to applications using heterogeneous processors

Publications (3)

Publication Number Publication Date
JP2015522878A JP2015522878A (ja) 2015-08-06
JP2015522878A5 true JP2015522878A5 (enExample) 2016-07-28
JP6170553B2 JP6170553B2 (ja) 2017-07-26

Family

ID=48670839

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2015516237A Active JP6170553B2 (ja) 2012-06-08 2013-06-07 異種プロセッサを使用するアプリケーションに低レイテンシを提供するためのシステムおよび方法

Country Status (6)

Country Link
US (1) US9495718B2 (enExample)
EP (1) EP2859448A2 (enExample)
JP (1) JP6170553B2 (enExample)
KR (1) KR102086019B1 (enExample)
CN (1) CN104395890B (enExample)
WO (1) WO2013185015A2 (enExample)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106164839B (zh) * 2014-02-04 2019-10-22 触觉实验室股份有限公司 以减小的等待时间提供对输入的视觉响应的方法
US9342384B1 (en) * 2014-12-18 2016-05-17 Intel Corporation Function callback mechanism between a central processing unit (CPU) and an auxiliary processor
US9711194B2 (en) * 2015-01-28 2017-07-18 Xilinx, Inc. Circuits for and methods of controlling the operation of a hybrid memory system
KR102352756B1 (ko) 2015-04-29 2022-01-17 삼성전자주식회사 애플리케이션 프로세서, 시스템 온 칩, 및 이를 포함하는 컴퓨팅 장치
KR101923210B1 (ko) * 2016-01-14 2018-11-28 서울대학교산학협력단 이종 멀티코어 프로세서를 활용한 암호화 처리 장치 및 암호화 처리 방법
US11513805B2 (en) * 2016-08-19 2022-11-29 Wisconsin Alumni Research Foundation Computer architecture with synergistic heterogeneous processors
US10929944B2 (en) 2016-11-23 2021-02-23 Advanced Micro Devices, Inc. Low power and low latency GPU coprocessor for persistent computing
US10795840B2 (en) 2018-11-12 2020-10-06 At&T Intellectual Property I, L.P. Persistent kernel for graphics processing unit direct memory access network packet processing
CN111447561B (zh) * 2020-03-16 2023-04-18 阿波罗智联(北京)科技有限公司 车辆的图像处理系统

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0285927A (ja) * 1988-09-22 1990-03-27 Hitachi Vlsi Eng Corp 記憶装置
FR2767939B1 (fr) * 1997-09-04 2001-11-02 Bull Sa Procede d'allocation de memoire dans un systeme de traitement de l'information multiprocesseur
US6636499B1 (en) * 1999-12-02 2003-10-21 Cisco Technology, Inc. Apparatus and method for cluster network device discovery
US8269793B2 (en) * 2003-02-18 2012-09-18 Serverside Group Limited Apparatus and method for manipulating images
US8484647B2 (en) * 2009-07-24 2013-07-09 Apple Inc. Selectively adjusting CPU wait mode based on estimation of remaining work before task completion on GPU
US8400458B2 (en) * 2009-09-09 2013-03-19 Hewlett-Packard Development Company, L.P. Method and system for blocking data on a GPU
US9400695B2 (en) * 2010-02-26 2016-07-26 Microsoft Technology Licensing, Llc Low latency rendering of objects
US9645866B2 (en) * 2010-09-20 2017-05-09 Qualcomm Incorporated Inter-processor communication techniques in a multiple-processor computing platform
EP2652634A1 (en) * 2010-12-16 2013-10-23 Et International Inc. Distributed computing architecture

Similar Documents

Publication Publication Date Title
JP2015522878A5 (enExample)
JP5699210B2 (ja) 帯域幅適応型メモリ圧縮
US9635093B2 (en) Slave side transaction ID buffering for efficient distributed transaction management
US9104532B2 (en) Sequential location accesses in an active memory device
KR102386174B1 (ko) 키-벨류 장치를 포함하는 컴퓨터 시스템 및 그것의 인터럽트 처리 제공 방법
JP2013542530A5 (enExample)
US20150143057A1 (en) Adaptive data prefetching
JP2014504416A5 (enExample)
JP6170553B2 (ja) 異種プロセッサを使用するアプリケーションに低レイテンシを提供するためのシステムおよび方法
KR102442682B1 (ko) 머신 러닝 시스템에서 직렬화된 키 값 접근을 방지하기 위한 시스템 및 방법
JP2013504127A5 (enExample)
WO2013102532A3 (en) Providing logical partitions with hardware-thread specific information reflective of exclusive use of a processor core
JP2017513116A5 (enExample)
CN105210046B (zh) 存储器等待时间管理
CN104461957A (zh) 一种异构多核cpu共享片上高速缓存的方法及装置
CA2776127A1 (en) Data security for a database in a multi-nodal environment
JP2016534484A5 (enExample)
CN109716305B (zh) 实现异步高速缓存维护操作的方法、计算设备以及介质
GB2581938A (en) Configuration state registers grouped based on functional affinity
US20160335197A1 (en) Method and system for maintaining release consistency in shared memory programming
US9697127B2 (en) Semiconductor device for controlling prefetch operation
JP2016506577A5 (enExample)
CN113127382A (zh) 用于追加写的数据读取方法、装置、设备和介质
EP3140744B1 (en) Controlled cache injection of incoming data
KR20220116566A (ko) 확장 메모리 통신