JP2014221224A5 - - Google Patents

Download PDF

Info

Publication number
JP2014221224A5
JP2014221224A5 JP2014116415A JP2014116415A JP2014221224A5 JP 2014221224 A5 JP2014221224 A5 JP 2014221224A5 JP 2014116415 A JP2014116415 A JP 2014116415A JP 2014116415 A JP2014116415 A JP 2014116415A JP 2014221224 A5 JP2014221224 A5 JP 2014221224A5
Authority
JP
Japan
Prior art keywords
display means
signal
liquid crystal
sub
display
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2014116415A
Other languages
Japanese (ja)
Other versions
JP2014221224A (en
JP5978252B2 (en
Filing date
Publication date
Application filed filed Critical
Priority to JP2014116415A priority Critical patent/JP5978252B2/en
Priority claimed from JP2014116415A external-priority patent/JP5978252B2/en
Publication of JP2014221224A publication Critical patent/JP2014221224A/en
Publication of JP2014221224A5 publication Critical patent/JP2014221224A5/ja
Application granted granted Critical
Publication of JP5978252B2 publication Critical patent/JP5978252B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Description

請求項1の発明に係る遊技機によれば、遊技の進行に応じた演出等を表示する第1の表示手段(メイン液晶表示装置41A)と、
遊技の進行に応じた演出等を表示する第2の表示手段(サブ液晶表示装置41B)と、
前記第1の表示手段(メイン液晶表示装置41A)及び前記第2の表示手段(サブ液晶表示装置41B)を制御する表示制御手段(液晶制御基板90,液晶I/F基板110)とを有し
前記表示制御手段(液晶制御基板90,液晶I/F基板110)は、前記各表示手段(メイン液晶表示装置41A,サブ液晶表示装置41B)にて表示される画像データをそれぞれ生成する画像生成手段(VDP90d)と、
前記画像生成手段(VDP90d)から出力される前記画像データを含むパラレル信号(サブ液晶用垂直同期信号SVSYNC,サブ液晶用水平同期信号SHSYNC,サブ液晶用画素クロック信号SDOTCLK、サブ液晶用ディスプレイイネーブル信号SDE,サブ液晶用赤データ信号SDR,サブ液晶用緑データ信号SDG,サブ液晶用青データ信号SDB)と
前記パラレル信号(サブ液晶用垂直同期信号SVSYNC,サブ液晶用水平同期信号SHSYNC,サブ液晶用画素クロック信号SDOTCLK、サブ液晶用ディスプレイイネーブル信号SDE,サブ液晶用赤データ信号SDR,サブ液晶用緑データ信号SDG,サブ液晶用青データ信号SDB)を差動信号(サブ液晶用差動信号TXOUT+/−)に変換する変換手段(サブトランスミッタ1113)と
記変換手段(サブトランスミッタ1113)にて変換された前記差動信号(サブ液晶用差動信号TXOUT+/−)を元の信号(サブ液晶用垂直同期信号SVSYNC,サブ液晶用水平同期信号SHSYNC,サブ液晶用画素クロック信号SDOTCLK、サブ液晶用ディスプレイイネーブル信号SDE,サブ液晶用赤データ信号SDR,サブ液晶用緑データ信号SDG,サブ液晶用青データ信号SDB)に復号する復号手段(サブレシーバ1501)とを有し、
前記第1の表示手段(メイン液晶表示装置41A)と前記第2の表示手段(サブ液晶表示装置41B)は、駆動周波数特性が異なると共に、画面サイズが異なり、
前記画像生成手段(VDP90d)は、単数で構成され、
前記第1の表示手段(メイン液晶表示装置41A)と前記第2の表示手段(サブ液晶表示装置41B)の少なくとも一方には、前記復号手段(サブレシーバ1501)にて復号された信号(サブ液晶用垂直同期信号SVSYNC,サブ液晶用水平同期信号SHSYNC,サブ液晶用画素クロック信号SDOTCLK、サブ液晶用ディスプレイイネーブル信号SDE,サブ液晶用赤データ信号SDR,サブ液晶用緑データ信号SDG,サブ液晶用青データ信号SDB)が出力されてなることを特徴としている。
According to the gaming machine according to the first aspect of the present invention, the first display means (main liquid crystal display device 41A) for displaying effects and the like according to the progress of the game,
A second display means (sub liquid crystal display device 41B) for displaying effects according to the progress of the game;
Display control means (liquid crystal control substrate 90, liquid crystal I / F substrate 110) for controlling the first display means (main liquid crystal display device 41A) and the second display means (sub liquid crystal display device 41B). ,
The display control means (liquid crystal control board 90, liquid crystal I / F board 110) is an image generation means for generating image data to be displayed on each display means (main liquid crystal display device 41A, sub liquid crystal display device 41B). (VDP90d),
Said image generating means (VDP90d) the image data including the parallel signal output from the (sub LCD vertical synchronizing signal SVSYNC, sub LCD horizontal synchronizing signal SHSYNC, sub LCD pixel clock signal SDOTCLK, display enable sub LCD Signal SDE, red data signal SDR for sub liquid crystal, green data signal SDG for sub liquid crystal, blue data signal SDB for sub liquid crystal) ,
The Parallel signal (sub LCD vertical synchronizing signal SVSYNC, sub LCD horizontal synchronizing signal SHSYNC, sub LCD pixel clock signal SDOTCLK, sub LCD display enable signal SDE, red data signal SDR sub LCD, the green data sub LC signal SDG, the sub liquid crystal for blue data signal SDB) the difference Doshingo (conversion means that converts the sub LCD differential signal TXOUT +/-) (sub transmitter 1113),
Before Symbol conversion means (sub Transmitter 1113) before Symbol difference Doshingo (sub LCD differential signal TXOUT +/-) converted by the original signal (sub LCD vertical synchronizing signal SVSYNC, horizontal synchronizing signals for the sub LCD SHSYNC, sub LCD pixel clock signal SDOTCLK, sub LCD display enable signal SDE, sub liquid crystal for red data signal SDR, the sub liquid crystal for green data signal SDG, decrypt it means you decoded sub liquid crystal for blue data signal SDB) ( Sub-receiver 1501),
The first display means (main liquid crystal display device 41A) and the second display means (sub liquid crystal display device 41B) have different drive frequency characteristics and different screen sizes.
The image generating means (VDP90d) is composed of a single unit,
At least one of the first display means (main liquid crystal display device 41A) and the second display means (sub liquid crystal display device 41B) has a signal (sub liquid crystal) decoded by the decoding means (sub receiver 1501). Vertical synchronizing signal SVSYNC, horizontal synchronizing signal SHSYNC for sub liquid crystal, pixel clock signal SDOTCLK for sub liquid crystal, display enable signal SDE for sub liquid crystal, red data signal SDR for sub liquid crystal, green data signal SDG for sub liquid crystal, blue for sub liquid crystal The data signal SDB) is output.

Claims (1)

遊技の進行に応じた演出等を表示する第1の表示手段と、
遊技の進行に応じた演出等を表示する第2の表示手段と、
前記第1の表示手段及び前記第2の表示手段を制御する表示制御手段とを有し
記表示制御手段は、前記各表示手段にて表示される画像データをそれぞれ生成する画像生成手段と、
前記画像生成手段から出力される前記画像データを含むパラレル信号と
前記パラレル信号を差動信号に変換する変換手段と
記変換手段にて変換された前記差動信号を元の信号に復号する復号手段とを有し、
前記第1の表示手段と前記第2の表示手段は、駆動周波数特性が異なると共に、画面サイズが異なり、
前記画像生成手段は、単数で構成され、
前記第1の表示手段と前記第2の表示手段の少なくとも一方には、前記復号手段にて復号された信号が出力されてなることを特徴とする遊技機。
First display means for displaying effects according to the progress of the game;
A second display means for displaying effects according to the progress of the game;
Display control means for controlling the first display means and the second display means ,
Before Symbol display control means, image generating means for generating respective image data to be displayed on the respective display means,
And including the parallel signal the image data outputted from the image generating means,
A conversion unit that converts the Parallel signal to a differential signal,
And a decrypt unit you decode the previous SL differential signal converted by pre Symbol conversion means to the original signal,
The first display means and the second display means have different drive frequency characteristics and different screen sizes.
The image generating means is composed of a singular,
A gaming machine in which the signal decoded by the decoding means is output to at least one of the first display means and the second display means .
JP2014116415A 2014-06-05 2014-06-05 Game machine Active JP5978252B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2014116415A JP5978252B2 (en) 2014-06-05 2014-06-05 Game machine

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2014116415A JP5978252B2 (en) 2014-06-05 2014-06-05 Game machine

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP2012040457A Division JP5559221B2 (en) 2012-02-27 2012-02-27 Game machine

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2016145047A Division JP6207684B2 (en) 2016-07-25 2016-07-25 Game machine

Publications (3)

Publication Number Publication Date
JP2014221224A JP2014221224A (en) 2014-11-27
JP2014221224A5 true JP2014221224A5 (en) 2015-01-15
JP5978252B2 JP5978252B2 (en) 2016-08-24

Family

ID=52121127

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2014116415A Active JP5978252B2 (en) 2014-06-05 2014-06-05 Game machine

Country Status (1)

Country Link
JP (1) JP5978252B2 (en)

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3121052U (en) * 2006-01-25 2006-04-27 タイヨーエレック株式会社 Game machine
JP2008229003A (en) * 2007-03-20 2008-10-02 Daikoku Denki Co Ltd Display controller for game machine
JP5507308B2 (en) * 2010-03-30 2014-05-28 京楽産業.株式会社 Game machine
JP2013169302A (en) * 2012-02-20 2013-09-02 Daiichi Shokai Co Ltd Game machine

Similar Documents

Publication Publication Date Title
TWI567705B (en) Display device and driving method thereof,and data processing and output method of timing control circuit
WO2011059260A3 (en) Image display apparatus and image display method thereof
JP2012003238A5 (en) Method of driving liquid crystal display
WO2014134175A3 (en) Transmissive imaging and related apparatus and methods
JP2015007691A5 (en)
WO2011005025A3 (en) Signal processing method and apparatus therefor using screen size of display device
JP2012033154A5 (en) I / O device
WO2012023789A3 (en) Apparatus and method for receiving digital broadcasting signal
WO2012093849A3 (en) 3d display device and method
WO2012093789A3 (en) Display apparatus, 3d glasses, and control method thereof
JP2012003236A5 (en) Method of driving liquid crystal display
WO2010032927A3 (en) Method and apparatus for displaying stereoscopic image
WO2010008705A3 (en) Providing and displaying video at multiple resolution and quality levels
WO2008090851A1 (en) Image processing device, method and program, and display device
IN2015DN02294A (en)
WO2010058954A2 (en) Stereoscopic image display and driving method thereof
WO2011129566A3 (en) Method and apparatus for displaying images
JP2013514004A5 (en)
WO2010039005A3 (en) Picture quality control method and image display using same
JP2015158889A5 (en)
WO2013010751A8 (en) Method and apparatus for reframing and encoding a video signal
EP2575369A3 (en) Apparatus and method for displaying 3D image
MX2018002673A (en) Transmission device, transmission method, reception device, and reception method.
TW201426695A (en) Display device and driving method thereof, and data processing and output method of timing control circuit
JP2013167776A5 (en)