JP2013543173A - ベクトル先頭ゼロ、ベクトル末尾ゼロ、ベクトルオペランド1sカウントおよびベクトルパリティ計算のための機能ユニット - Google Patents
ベクトル先頭ゼロ、ベクトル末尾ゼロ、ベクトルオペランド1sカウントおよびベクトルパリティ計算のための機能ユニット Download PDFInfo
- Publication number
- JP2013543173A JP2013543173A JP2013530340A JP2013530340A JP2013543173A JP 2013543173 A JP2013543173 A JP 2013543173A JP 2013530340 A JP2013530340 A JP 2013530340A JP 2013530340 A JP2013530340 A JP 2013530340A JP 2013543173 A JP2013543173 A JP 2013543173A
- Authority
- JP
- Japan
- Prior art keywords
- vector
- instruction
- functional unit
- operand
- logic circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000013598 vector Substances 0.000 title claims abstract description 130
- 238000000034 method Methods 0.000 claims abstract description 18
- 239000004065 semiconductor Substances 0.000 claims abstract description 13
- 238000012545 processing Methods 0.000 description 19
- 230000008569 process Effects 0.000 description 7
- 238000013461 design Methods 0.000 description 4
- 238000001514 detection method Methods 0.000 description 3
- 230000006870 function Effects 0.000 description 3
- 238000010606 normalization Methods 0.000 description 3
- 230000015556 catabolic process Effects 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- XDDAORKBJWWYJS-UHFFFAOYSA-N glyphosate Chemical compound OC(=O)CNCP(O)(O)=O XDDAORKBJWWYJS-UHFFFAOYSA-N 0.000 description 2
- 230000000873 masking effect Effects 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 230000002457 bidirectional effect Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 230000000052 comparative effect Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000000226 double patterning lithography Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000006855 networking Effects 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
- G06F9/3001—Arithmetic instructions
- G06F9/30014—Arithmetic instructions with variable precision
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
- G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
- G06F9/3001—Arithmetic instructions
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
- G06F9/30018—Bit or string instructions
Abstract
【選択図】図1B
Description
Claims (18)
- 次元がNのベクトル演算を実行するために、半導体に実装されるベクトル機能ユニットであって、
それぞれが論理回路を含むN個の機能ユニットを備え、
前記論理回路は、
対応するA、B,およびCオペランドに対する乗算加算命令と、
第1のオペランドに対する先頭ゼロ命令とを実行する、ベクトル機能ユニット。 - 前記N個の機能ユニットはそれぞれ、さらに、第2のオペランドそれぞれに、末尾ゼロ命令を実行する論理回路を含む、請求項1に記載のベクトル機能ユニット。
- 前記N個の機能ユニットはそれぞれ、さらに、第3のオペランドそれぞれに、パリティ命令を実行する論理回路を含む、請求項2に記載のベクトル機能ユニット。
- 前記N個の機能ユニットはそれぞれ、さらに、第4のオペランドそれぞれに、1のカウント命令を実行する論理回路を含む、請求項3に記載のベクトル機能ユニット。
- 前記N個の機能ユニットはそれぞれ、マイクロコード化されている、請求項1から4のいずれか一項に記載のベクトル機能ユニット。
- 前記乗算加算命令のための論理計算に利用される論理回路は、さらに、前記先頭ゼロ命令のための論理計算にも利用される、請求項1から5のいずれか一項に記載のベクトル機能ユニット。
- 方法であって、
半導体チップでベクトル演算を実行する段階を備え、
前記実行する段階は、
前記半導体チップに実装されているベクトル機能ユニットで第1のベクトル命令を実行する段階と、
前記ベクトル機能ユニットで第2のベクトル命令を実行する段階とを有し、
前記第1のベクトル命令は、ベクトル乗算加算命令であり、
前記第2のベクトル命令は、ベクトル先頭ゼロカウント命令である、方法。 - 前記機能ユニットで第3のベクトル命令を実行する段階をさらに備え、
前記第3のベクトル命令は、ベクトル末尾ゼロカウント命令である、請求項7に記載の方法。 - 前記機能ユニットで第4のベクトル命令を実行する段階をさらに備え、
前記第4のベクトル命令は、ベクトルパリティ命令である、請求項7または8に記載の方法。 - 前記機能ユニットで第4のベクトル命令を実行する段階をさらに備え、
前記第4のベクトル命令は、1のカウント命令である、請求項7または8に記載の方法。 - 前記第2のベクトル命令のための論理計算に利用されるものと同じ論理回路を利用して前記第1のベクトル命令のための論理計算を実行する段階をさらに備える、請求項7から10のいずれか一項に記載の方法。
- 前記第1のベクトル命令のための論理計算は、先頭の1の決定を含む、請求項7から11のいずれか一項に記載の方法。
- フラットパネルディスプレイと、
半導体チップに実装されたプロセッサと
を備えるコンピューティングシステムであって、
前記プロセッサは、次元Nのベクトル演算を実行するベクトル機能ユニットを有し、
前記ベクトル機能ユニットは、
それぞれが論理回路を含むN個の機能ユニットを備え、
前記論理回路は、
対応するA、B,およびCオペランドに対する乗算加算命令と、
第1のオペランドに対する先頭ゼロ命令とを実行する、コンピューティングシステム。 - 前記N個の機能ユニットはそれぞれ、さらに、第2のオペランドそれぞれに、末尾ゼロ命令を実行する論理回路を含む、請求項13に記載のコンピューティングシステム。
- 前記N個の機能ユニットはそれぞれ、さらに、第3のオペランドそれぞれに、パリティ命令を実行する論理回路を含む、請求項13または14に記載のコンピューティングシステム。
- 前記N個の機能ユニットはそれぞれ、さらに、第4のオペランドそれぞれに、1のカウント命令を実行する論理回路を含む、請求項13から15のいずれか一項に記載のコンピューティングシステム。
- 前記N個の機能ユニットはそれぞれ、マイクロコード化されている、請求項13から16のいずれか一項に記載のコンピューティングシステム。
- 前記乗算加算命令のための論理計算に利用される論理回路は、さらに、前記先頭ゼロ命令のための論理計算にも利用される、請求項13から17のいずれか一項に記載のコンピューティングシステム。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/890,457 US9092213B2 (en) | 2010-09-24 | 2010-09-24 | Functional unit for vector leading zeroes, vector trailing zeroes, vector operand 1s count and vector parity calculation |
US12/890,457 | 2010-09-24 | ||
PCT/US2011/052889 WO2012040539A2 (en) | 2010-09-24 | 2011-09-23 | Functional unit for vector leading zeroes, vector trailing zeroes, vector operand 1s count and vector parity calculation |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2013543173A true JP2013543173A (ja) | 2013-11-28 |
JP5636110B2 JP5636110B2 (ja) | 2014-12-03 |
Family
ID=45871878
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2013530340A Active JP5636110B2 (ja) | 2010-09-24 | 2011-09-23 | ベクトル先頭ゼロ、ベクトル末尾ゼロ、ベクトルオペランド1sカウントおよびベクトルパリティ計算のための機能ユニット |
Country Status (9)
Country | Link |
---|---|
US (1) | US9092213B2 (ja) |
JP (1) | JP5636110B2 (ja) |
KR (1) | KR101517762B1 (ja) |
CN (2) | CN103119578B (ja) |
BR (1) | BR112013008616A2 (ja) |
DE (1) | DE112011103195T5 (ja) |
GB (1) | GB2497455B (ja) |
TW (1) | TWI547868B (ja) |
WO (1) | WO2012040539A2 (ja) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2014182796A (ja) * | 2013-03-15 | 2014-09-29 | Intel Corp | 書き込みマスク・レジスタの末尾の最下位マスキング・ビットを判定するためのシステム、装置、および方法 |
JP2015111421A (ja) * | 2010-09-24 | 2015-06-18 | インテル・コーポレーション | ベクトル機能ユニット、方法、およびコンピューティングシステム |
JP2017027149A (ja) * | 2015-07-16 | 2017-02-02 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
JP2019117628A (ja) * | 2017-12-26 | 2019-07-18 | 三星電子株式会社Samsung Electronics Co.,Ltd. | 高帯域幅メモリーシステムにおけるメモリールックアップメカニズムシステム及びそのための方法並びにルックアップテーブルを含むメモリーダイ |
JP2019526866A (ja) * | 2016-09-13 | 2019-09-19 | エイアールエム リミテッド | ベクトル積和命令 |
US10936939B2 (en) | 2018-02-27 | 2021-03-02 | Fujitsu Limited | Operation processing apparatus, information processing apparatus and information processing method |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
ES2943248T3 (es) | 2011-04-01 | 2023-06-12 | Intel Corp | Formato de instrucción compatible con vectores y ejecución del mismo |
CN104011670B (zh) | 2011-12-22 | 2016-12-28 | 英特尔公司 | 用于基于向量写掩码的内容而在通用寄存器中存储两个标量常数之一的指令 |
US9372692B2 (en) | 2012-12-29 | 2016-06-21 | Intel Corporation | Methods, apparatus, instructions, and logic to provide permute controls with leading zero count functionality |
US11544214B2 (en) | 2015-02-02 | 2023-01-03 | Optimum Semiconductor Technologies, Inc. | Monolithic vector processor configured to operate on variable length vectors using a vector length register |
US10387150B2 (en) * | 2015-06-24 | 2019-08-20 | International Business Machines Corporation | Instructions to count contiguous register elements having a specific value in a selected location |
WO2019005165A1 (en) | 2017-06-30 | 2019-01-03 | Intel Corporation | METHOD AND APPARATUS FOR VECTORIZING INDIRECT UPDATING BUCKLES |
EP3857353B1 (en) * | 2018-09-27 | 2023-09-20 | Intel Corporation | Apparatuses and methods to accelerate matrix multiplication |
CN110221808B (zh) * | 2019-06-03 | 2020-10-09 | 深圳芯英科技有限公司 | 向量乘加运算的预处理方法、乘加器及计算机可读介质 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5341319A (en) * | 1993-02-10 | 1994-08-23 | Digital Equipment Corporation | Method and apparatus for controlling a rounding operation in a floating point multiplier circuit |
US20060179092A1 (en) * | 2005-02-10 | 2006-08-10 | Schmookler Martin S | System and method for executing fixed point divide operations using a floating point multiply-add pipeline |
Family Cites Families (47)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4852048A (en) * | 1985-12-12 | 1989-07-25 | Itt Corporation | Single instruction multiple data (SIMD) cellular array processing apparatus employing a common bus where a first number of bits manifest a first bus portion and a second number of bits manifest a second bus portion |
US4849923A (en) | 1986-06-27 | 1989-07-18 | Digital Equipment Corporation | Apparatus and method for execution of floating point operations |
US4852039A (en) | 1987-06-19 | 1989-07-25 | Digital Equipment Corporation | Apparatus and method for accelerating floating point addition and subtraction operations by accelerating the effective subtraction procedure |
US5317527A (en) | 1993-02-10 | 1994-05-31 | Digital Equipment Corporation | Leading one/zero bit detector for floating point operation |
US5784305A (en) | 1995-05-01 | 1998-07-21 | Nec Corporation | Multiply-adder unit |
US6058465A (en) | 1996-08-19 | 2000-05-02 | Nguyen; Le Trong | Single-instruction-multiple-data processing in a multimedia signal processor |
US5993051A (en) * | 1996-11-18 | 1999-11-30 | Samsung Electronics Co., Ltd. | Combined leading one and leading zero anticipator |
KR100291383B1 (ko) | 1996-11-18 | 2001-09-17 | 윤종용 | 디지털신호처리를위한명령을지원하는모듈계산장치및방법 |
US5928316A (en) | 1996-11-18 | 1999-07-27 | Samsung Electronics Co., Ltd. | Fused floating-point multiply-and-accumulate unit with carry correction |
US6401194B1 (en) | 1997-01-28 | 2002-06-04 | Samsung Electronics Co., Ltd. | Execution unit for processing a data stream independently and in parallel |
US5991531A (en) | 1997-02-24 | 1999-11-23 | Samsung Electronics Co., Ltd. | Scalable width vector processor architecture for efficient emulation |
US6256655B1 (en) * | 1998-09-14 | 2001-07-03 | Silicon Graphics, Inc. | Method and system for performing floating point operations in unnormalized format using a floating point accumulator |
US6578059B1 (en) | 1998-10-10 | 2003-06-10 | Institute For The Development Of Emerging Architectures, L.L.C. | Methods and apparatus for controlling exponent range in floating-point calculations |
US6292886B1 (en) | 1998-10-12 | 2001-09-18 | Intel Corporation | Scalar hardware for performing SIMD operations |
US6378067B1 (en) | 1998-10-12 | 2002-04-23 | Idea Corporation | Exception reporting architecture for SIMD-FP instructions |
US6321327B1 (en) | 1998-12-30 | 2001-11-20 | Intel Corporation | Method for setting a bit associated with each component of packed floating-pint operand that is normalized in SIMD operations |
US6480872B1 (en) | 1999-01-21 | 2002-11-12 | Sandcraft, Inc. | Floating-point and integer multiply-add and multiply-accumulate |
US6360241B1 (en) | 1999-02-01 | 2002-03-19 | Compaq Information Technologies Goup, L.P. | Computer method and apparatus for division and square root operations using signed digit |
US6366942B1 (en) | 1999-02-01 | 2002-04-02 | Compaq Information Technologies Group Lp | Method and apparatus for rounding floating point results in a digital processing system |
US6732135B1 (en) | 1999-02-01 | 2004-05-04 | Hewlett-Packard Development Company, L.P. | Method and apparatus for accumulating partial quotients in a digital processor |
US6324638B1 (en) | 1999-03-31 | 2001-11-27 | International Business Machines Corporation | Processor having vector processing capability and method for executing a vector instruction in a processor |
US7127483B2 (en) | 2001-12-26 | 2006-10-24 | Hewlett-Packard Development Company, L.P. | Method and system of a microprocessor subtraction-division floating point divider |
US8090928B2 (en) | 2002-06-28 | 2012-01-03 | Intellectual Ventures I Llc | Methods and apparatus for processing scalar and vector instructions |
US7831804B2 (en) | 2004-06-22 | 2010-11-09 | St Microelectronics S.R.L. | Multidimensional processor architecture |
WO2006030349A1 (en) * | 2004-09-15 | 2006-03-23 | Koninklijke Philips Electronics N.V. | Coder and a method of coding for codes having a rmtr constraint of r=2 |
US7225323B2 (en) | 2004-11-10 | 2007-05-29 | Nvidia Corporation | Multi-purpose floating point and integer multiply-add functional unit with multiplication-comparison test addition and exponent pipelines |
US7543119B2 (en) | 2005-02-10 | 2009-06-02 | Richard Edward Hessel | Vector processor |
JP2006227939A (ja) | 2005-02-17 | 2006-08-31 | Matsushita Electric Ind Co Ltd | 演算装置 |
US7584233B2 (en) * | 2005-06-28 | 2009-09-01 | Qualcomm Incorporated | System and method of counting leading zeros and counting leading ones in a digital signal processor |
US20070198815A1 (en) | 2005-08-11 | 2007-08-23 | Coresonic Ab | Programmable digital signal processor having a clustered SIMD microarchitecture including a complex short multiplier and an independent vector load unit |
US20070074008A1 (en) * | 2005-09-28 | 2007-03-29 | Donofrio David D | Mixed mode floating-point pipeline with extended functions |
US7912887B2 (en) * | 2006-05-10 | 2011-03-22 | Qualcomm Incorporated | Mode-based multiply-add recoding for denormal operands |
US20090063608A1 (en) | 2007-09-04 | 2009-03-05 | Eric Oliver Mejdrich | Full Vector Width Cross Product Using Recirculation for Area Optimization |
US20090106526A1 (en) | 2007-10-22 | 2009-04-23 | David Arnold Luick | Scalar Float Register Overlay on Vector Register File for Efficient Register Allocation and Scalar Float and Vector Register Sharing |
US7809925B2 (en) | 2007-12-07 | 2010-10-05 | International Business Machines Corporation | Processing unit incorporating vectorizable execution unit |
US7945764B2 (en) | 2008-01-11 | 2011-05-17 | International Business Machines Corporation | Processing unit incorporating multirate execution unit |
US8356160B2 (en) | 2008-01-15 | 2013-01-15 | International Business Machines Corporation | Pipelined multiple operand minimum and maximum function |
US8046399B1 (en) * | 2008-01-25 | 2011-10-25 | Oracle America, Inc. | Fused multiply-add rounding and unfused multiply-add rounding in a single multiply-add module |
US8139061B2 (en) | 2008-08-01 | 2012-03-20 | International Business Machines Corporation | Floating point execution unit for calculating a one minus dot product value in a single pass |
US8244783B2 (en) * | 2008-09-11 | 2012-08-14 | International Business Machines Corporation | Normalizer shift prediction for log estimate instructions |
US8281111B2 (en) * | 2008-09-23 | 2012-10-02 | Qualcomm Incorporated | System and method to execute a linear feedback-shift instruction |
US8326904B2 (en) * | 2009-01-27 | 2012-12-04 | International Business Machines Corporation | Trigonometric summation vector execution unit |
US8555034B2 (en) | 2009-12-15 | 2013-10-08 | Oracle America, Inc. | Execution of variable width vector processing instructions |
US8606840B2 (en) | 2010-03-17 | 2013-12-10 | Oracle International Corporation | Apparatus and method for floating-point fused multiply add |
US8629867B2 (en) | 2010-06-04 | 2014-01-14 | International Business Machines Corporation | Performing vector multiplication |
US20110320765A1 (en) | 2010-06-28 | 2011-12-29 | International Business Machines Corporation | Variable width vector instruction processor |
US8676871B2 (en) | 2010-09-24 | 2014-03-18 | Intel Corporation | Functional unit capable of executing approximations of functions |
-
2010
- 2010-09-24 US US12/890,457 patent/US9092213B2/en not_active Expired - Fee Related
-
2011
- 2011-09-21 TW TW100133946A patent/TWI547868B/zh not_active IP Right Cessation
- 2011-09-23 WO PCT/US2011/052889 patent/WO2012040539A2/en active Application Filing
- 2011-09-23 GB GB1303912.8A patent/GB2497455B/en active Active
- 2011-09-23 DE DE112011103195T patent/DE112011103195T5/de not_active Withdrawn
- 2011-09-23 JP JP2013530340A patent/JP5636110B2/ja active Active
- 2011-09-23 CN CN201180045389.6A patent/CN103119578B/zh not_active Expired - Fee Related
- 2011-09-23 BR BR112013008616A patent/BR112013008616A2/pt not_active IP Right Cessation
- 2011-09-23 KR KR1020137008221A patent/KR101517762B1/ko active IP Right Grant
- 2011-09-23 CN CN201610423937.9A patent/CN106126194A/zh active Pending
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5341319A (en) * | 1993-02-10 | 1994-08-23 | Digital Equipment Corporation | Method and apparatus for controlling a rounding operation in a floating point multiplier circuit |
US20060179092A1 (en) * | 2005-02-10 | 2006-08-10 | Schmookler Martin S | System and method for executing fixed point divide operations using a floating point multiply-add pipeline |
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2015111421A (ja) * | 2010-09-24 | 2015-06-18 | インテル・コーポレーション | ベクトル機能ユニット、方法、およびコンピューティングシステム |
JP2014182796A (ja) * | 2013-03-15 | 2014-09-29 | Intel Corp | 書き込みマスク・レジスタの末尾の最下位マスキング・ビットを判定するためのシステム、装置、および方法 |
JP2017027149A (ja) * | 2015-07-16 | 2017-02-02 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
JP2019526866A (ja) * | 2016-09-13 | 2019-09-19 | エイアールエム リミテッド | ベクトル積和命令 |
US11188330B2 (en) | 2016-09-13 | 2021-11-30 | Arm Limited | Vector multiply-add instruction |
JP7203016B2 (ja) | 2016-09-13 | 2023-01-12 | アーム・リミテッド | ベクトル積和命令 |
JP2019117628A (ja) * | 2017-12-26 | 2019-07-18 | 三星電子株式会社Samsung Electronics Co.,Ltd. | 高帯域幅メモリーシステムにおけるメモリールックアップメカニズムシステム及びそのための方法並びにルックアップテーブルを含むメモリーダイ |
JP7298974B2 (ja) | 2017-12-26 | 2023-06-27 | 三星電子株式会社 | 高帯域幅メモリーシステムにおけるメモリールックアップメカニズムシステム及びそのための方法並びにルックアップテーブルを含むメモリーダイ |
US11775294B2 (en) | 2017-12-26 | 2023-10-03 | Samsung Electronics Co., Ltd. | Memory lookup computing mechanisms |
US11947961B2 (en) | 2017-12-26 | 2024-04-02 | Samsung Electronics Co., Ltd. | Memory lookup computing mechanisms |
US10936939B2 (en) | 2018-02-27 | 2021-03-02 | Fujitsu Limited | Operation processing apparatus, information processing apparatus and information processing method |
Also Published As
Publication number | Publication date |
---|---|
TWI547868B (zh) | 2016-09-01 |
KR101517762B1 (ko) | 2015-05-06 |
GB2497455A (en) | 2013-06-12 |
US9092213B2 (en) | 2015-07-28 |
BR112013008616A2 (pt) | 2016-06-14 |
JP5636110B2 (ja) | 2014-12-03 |
KR20130062352A (ko) | 2013-06-12 |
US20120079253A1 (en) | 2012-03-29 |
WO2012040539A3 (en) | 2012-07-05 |
CN103119578B (zh) | 2016-08-03 |
WO2012040539A2 (en) | 2012-03-29 |
DE112011103195T5 (de) | 2013-06-27 |
TW201229888A (en) | 2012-07-16 |
CN103119578A (zh) | 2013-05-22 |
CN106126194A (zh) | 2016-11-16 |
GB201303912D0 (en) | 2013-04-17 |
GB2497455B (en) | 2017-08-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6248328B2 (ja) | ベクトル機能ユニット、方法、およびコンピューティングシステム | |
JP5636110B2 (ja) | ベクトル先頭ゼロ、ベクトル末尾ゼロ、ベクトルオペランド1sカウントおよびベクトルパリティ計算のための機能ユニット | |
US10649733B2 (en) | Multiply add functional unit capable of executing scale, round, getexp, round, getmant, reduce, range and class instructions | |
US8106914B2 (en) | Fused multiply-add functional unit | |
US7555514B2 (en) | Packed add-subtract operation in a microprocessor | |
US7689641B2 (en) | SIMD integer multiply high with round and shift | |
US11175891B2 (en) | Systems and methods to perform floating-point addition with selected rounding | |
CN108431771B (zh) | 融合乘加(fma)低功能单元 | |
US20140136820A1 (en) | Recycling Error Bits in Floating Point Units | |
US20200310757A1 (en) | Using fuzzy-jbit location of floating-point multiply-accumulate results | |
US20240004647A1 (en) | Vector processor with vector and element reduction method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20140306 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20140422 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20140722 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20140819 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20140917 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20140922 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20141017 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5636110 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |