JP2013513271A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2013513271A5 JP2013513271A5 JP2012541529A JP2012541529A JP2013513271A5 JP 2013513271 A5 JP2013513271 A5 JP 2013513271A5 JP 2012541529 A JP2012541529 A JP 2012541529A JP 2012541529 A JP2012541529 A JP 2012541529A JP 2013513271 A5 JP2013513271 A5 JP 2013513271A5
- Authority
- JP
- Japan
- Prior art keywords
- data packet
- received
- output
- data
- receiving means
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 claims 10
- 238000012163 sequencing technique Methods 0.000 claims 1
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US26677509P | 2009-12-04 | 2009-12-04 | |
| US61/266,775 | 2009-12-04 | ||
| PCT/EP2010/068961 WO2011067406A1 (en) | 2009-12-04 | 2010-12-06 | An apparatus, an assembly and a method of operating a plurality of analyzing means reading and ordering data packets |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2013513271A JP2013513271A (ja) | 2013-04-18 |
| JP2013513271A5 true JP2013513271A5 (enExample) | 2014-01-23 |
| JP5814253B2 JP5814253B2 (ja) | 2015-11-17 |
Family
ID=43920323
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2012541529A Active JP5814253B2 (ja) | 2009-12-04 | 2010-12-06 | 装置、アセンブリ及びデータパケットの読み出し及び順番付けをする複数の解析手段を操作する方法 |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US20120281703A1 (enExample) |
| EP (1) | EP2507949A1 (enExample) |
| JP (1) | JP5814253B2 (enExample) |
| KR (1) | KR20120102722A (enExample) |
| CN (1) | CN102696201B (enExample) |
| BR (1) | BR112012013259A2 (enExample) |
| WO (1) | WO2011067406A1 (enExample) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9189433B2 (en) | 2012-12-18 | 2015-11-17 | International Business Machines Corporation | Tracking a relative arrival order of events being stored in multiple queues using a counter |
| US9575822B2 (en) | 2014-08-01 | 2017-02-21 | Globalfoundries Inc. | Tracking a relative arrival order of events being stored in multiple queues using a counter using most significant bit values |
| US10733167B2 (en) | 2015-06-03 | 2020-08-04 | Xilinx, Inc. | System and method for capturing data to provide to a data analyser |
| US10691661B2 (en) | 2015-06-03 | 2020-06-23 | Xilinx, Inc. | System and method for managing the storing of data |
Family Cites Families (17)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5619497A (en) * | 1994-12-22 | 1997-04-08 | Emc Corporation | Method and apparatus for reordering frames |
| JP3743194B2 (ja) * | 1999-02-25 | 2006-02-08 | 株式会社日立製作所 | パケット中継装置 |
| US6907041B1 (en) * | 2000-03-07 | 2005-06-14 | Cisco Technology, Inc. | Communications interconnection network with distributed resequencing |
| US6816492B1 (en) * | 2000-07-31 | 2004-11-09 | Cisco Technology, Inc. | Resequencing packets at output ports without errors using packet timestamps and timestamp floors |
| EP1325597A2 (en) * | 2000-10-04 | 2003-07-09 | Vitesse Semiconductor Corporation | A data communication network switching unit having a systolic ring structure |
| US20030214949A1 (en) * | 2002-05-16 | 2003-11-20 | Nadim Shaikli | System for reordering sequenced based packets in a switching network |
| WO2006020559A2 (en) * | 2004-08-09 | 2006-02-23 | Arris International, Inc. | Very high speed cable modem for increasing bandwidth |
| US7739424B2 (en) * | 2005-04-18 | 2010-06-15 | Integrated Device Technology, Inc. | Packet processing switch and methods of operation thereof |
| US8255599B2 (en) * | 2006-03-28 | 2012-08-28 | Integrated Device Technology Inc. | Packets transfer device having data absorbing buffers with elastic buffer capacities |
| US20100241759A1 (en) * | 2006-07-31 | 2010-09-23 | Smith Donald L | Systems and methods for sar-capable quality of service |
| JP4593540B2 (ja) * | 2006-09-12 | 2010-12-08 | Necエンジニアリング株式会社 | Hdlc多重モニター装置 |
| CN100579065C (zh) * | 2006-09-30 | 2010-01-06 | 华为技术有限公司 | 一种高速数据流的传输方法、装置及数据交换设备 |
| KR100826911B1 (ko) * | 2006-12-08 | 2008-05-06 | 한국전자통신연구원 | 광-동축 혼합망에서 케이블 모뎀의 하향 패킷 처리 방법 및장치 |
| JP2008301178A (ja) * | 2007-05-31 | 2008-12-11 | Fujitsu Ltd | パケットデータ通信方法、無線基地局、および制御局 |
| US8483223B2 (en) * | 2008-02-01 | 2013-07-09 | Qualcomm Incorporated | Packet transmission via multiple links in a wireless communication system |
| JP5028431B2 (ja) * | 2009-01-07 | 2012-09-19 | 株式会社日立製作所 | ネットワーク中継装置およびパケット振り分け方法 |
| AU2010298158A1 (en) * | 2009-09-23 | 2012-04-26 | Aerovironment, Inc. | Active multi-path network redundancy with performance monitoring |
-
2010
- 2010-12-06 US US13/513,329 patent/US20120281703A1/en not_active Abandoned
- 2010-12-06 EP EP10795262A patent/EP2507949A1/en not_active Withdrawn
- 2010-12-06 WO PCT/EP2010/068961 patent/WO2011067406A1/en not_active Ceased
- 2010-12-06 JP JP2012541529A patent/JP5814253B2/ja active Active
- 2010-12-06 KR KR1020127016403A patent/KR20120102722A/ko not_active Ceased
- 2010-12-06 BR BR112012013259A patent/BR112012013259A2/pt not_active IP Right Cessation
- 2010-12-06 CN CN201080054597.8A patent/CN102696201B/zh active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2011024209A5 (enExample) | ||
| JP2009514065A5 (enExample) | ||
| JP2017157244A5 (enExample) | ||
| WO2007115199A3 (en) | Memory management for high speed media access control | |
| JP2013513271A5 (enExample) | ||
| EP2337305A3 (en) | Header processing engine | |
| JP2015201216A5 (enExample) | ||
| JP2012523039A5 (enExample) | ||
| WO2015044696A3 (en) | Computer architecture and processing method | |
| EP2808814A3 (en) | Systems and methods for SNP analysis and genome sequencing | |
| JP2013004101A5 (enExample) | ||
| JP2012151880A5 (enExample) | ||
| JP2011530731A5 (enExample) | ||
| JP2009005019A5 (enExample) | ||
| EP2073121A3 (en) | Analyzer and analyzing system, and computer program product | |
| EP2889759A3 (en) | Processor with architecturally-visible programmable on-die storage to store data that is accessible by instruction | |
| KR20150132034A (ko) | Fifo 메모리 동작 | |
| JP2012190114A5 (enExample) | ||
| EP2221580A3 (en) | Information processing apparatus, information processing method and program | |
| JP5814253B2 (ja) | 装置、アセンブリ及びデータパケットの読み出し及び順番付けをする複数の解析手段を操作する方法 | |
| JP2017111152A5 (enExample) | ||
| JP2015119909A5 (enExample) | ||
| GB2436499B (en) | Evalutation unit for single instruction, multiple data execution engine flag registers | |
| JP2009124759A5 (enExample) | ||
| CN106598497B (zh) | 一种服务器集群数据存储方法及装置 |