JP2013077172A - Voice recognition device and power supply control method in voice recognition device - Google Patents

Voice recognition device and power supply control method in voice recognition device Download PDF

Info

Publication number
JP2013077172A
JP2013077172A JP2011216723A JP2011216723A JP2013077172A JP 2013077172 A JP2013077172 A JP 2013077172A JP 2011216723 A JP2011216723 A JP 2011216723A JP 2011216723 A JP2011216723 A JP 2011216723A JP 2013077172 A JP2013077172 A JP 2013077172A
Authority
JP
Japan
Prior art keywords
signal
power supply
control circuit
audio signal
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2011216723A
Other languages
Japanese (ja)
Inventor
Tsutomu Takahashi
勉 高橋
Tatsuji Fujise
辰司 藤瀬
Jun Sato
潤 佐藤
Akira Nakahara
亮 中原
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Japan Radio Co Ltd
Original Assignee
Japan Radio Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Japan Radio Co Ltd filed Critical Japan Radio Co Ltd
Priority to JP2011216723A priority Critical patent/JP2013077172A/en
Publication of JP2013077172A publication Critical patent/JP2013077172A/en
Pending legal-status Critical Current

Links

Abstract

PROBLEM TO BE SOLVED: To avoid useless power application and to simply and sharply reduce power consumption of a power supply by adding reset signal processing to a power supply control mechanism in a voice recognition device.SOLUTION: The present invention has an advantage of a power supply control mechanism for avoiding useless power application, simply and sharply reducing power consumption of a power supply by providing a microcomputer with a reset signal output mechanism, providing an extension circuit with a reset input mechanism for stopping holding of a signal even within fixed time when a reset signal is input, outputting the reset signal from the microcomputer after completion of an operation, an action, and control of a voice recognition device, and immediately intercepting a power supply of a voice signal control circuit without waiting for the fixed time by the extension circuit in which the reset signal is input in the voice recognition device.

Description

本発明は消費電力の低減を目的とする電源制御機構を備えた、音声信号を認識することによって動作、行動、制御を行う音声認識装置に関する。 The present invention relates to a voice recognition device that includes a power supply control mechanism for reducing power consumption and that operates, acts, and controls by recognizing a voice signal.

音声認識装置は入力した音声信号を認識し、その内容に応じて動作、行動、制御を行う装置である。入力する音声信号には、ファクシミリなどに用いられる可聴音変調信号、人の声、トーンパルスなどの様々な音声信号が存在する。 The voice recognition device is a device that recognizes an input voice signal and performs operation, action, and control according to the content. The input audio signal includes various audio signals such as an audible modulation signal, a human voice, and a tone pulse used for a facsimile.

音声認識装置は、デジタル信号処理技術の向上やLSIの小型化により、小型で安価に作れるようになり、リモコンやおもちゃなど、電池駆動で動作するものも少なくない。
そのため、音声認識装置は、従来よりも消費電力の削減が必要となっていった。
Voice recognition devices have become smaller and cheaper due to improvements in digital signal processing technology and LSI miniaturization, and there are many battery operated devices such as remote controls and toys.
For this reason, the speech recognition apparatus has been required to reduce power consumption as compared with the conventional art.

消費電力の削減が必要な場合、音声認識装置に電源制御機構を設けるが、電源制御機構にはレベル検出法が用いられることが多い。 When it is necessary to reduce power consumption, a power control mechanism is provided in the speech recognition apparatus, and a level detection method is often used for the power control mechanism.

レベル検出法は音声信号のレベル(音量)を検出することによって、電源制御を行う方法である。 The level detection method is a method of performing power control by detecting the level (volume) of an audio signal.

従来の電源制御機構を備えた音声認識装置のブロック図を図1に示す。 FIG. 1 shows a block diagram of a speech recognition apparatus having a conventional power supply control mechanism.

音声認識装置1は大きく音声信号制御回路2と電源供給制御回路3に分かれる。 The voice recognition device 1 is roughly divided into a voice signal control circuit 2 and a power supply control circuit 3.

入力された音声信号aは増幅器4で増幅される。
音声信号制御回路2では増幅器4から出力される音声信号a´を認識して、その音声信号a´に合わせて動作、行動、制御を行う。
The input audio signal a is amplified by the amplifier 4.
The audio signal control circuit 2 recognizes the audio signal a ′ output from the amplifier 4 and performs operation, action, and control in accordance with the audio signal a ′.

電源供給制御回路3はレベル検出回路7と制御回路9を備えており、
レベル検出回路7は増幅された音声信号a´が予め設定した閾値を超えたときにHレベルの音声レベル検出信号bを出力し、閾値を超えなかったときにLレベルの音声レベル検出信号bを出力する。制御回路9は前述した音声レベル検出信号bがHレベルのときのみ、電源回路10から出力される電圧を音声信号制御回路2に供給する。一方、音声レベル検出信号bがLレベルのときは、前述した電圧の音声信号制御回路2への供給は遮断される。これにより、一定レベル以上の音声信号a´が入力されたときのみに音声信号制御回路2に電圧が供給され、一定レベル未満の音声信号a´が入力されたときは音声信号制御回路2には電圧は供給されないことになり、不要な電力を削減できるようになっている。
The power supply control circuit 3 includes a level detection circuit 7 and a control circuit 9,
The level detection circuit 7 outputs an H level audio level detection signal b when the amplified audio signal a ′ exceeds a preset threshold, and outputs an L level audio level detection signal b when the threshold does not exceed the threshold. Output. The control circuit 9 supplies the voltage output from the power supply circuit 10 to the audio signal control circuit 2 only when the above-described audio level detection signal b is at the H level. On the other hand, when the audio level detection signal b is L level, the supply of the voltage to the audio signal control circuit 2 is cut off. Thus, the voltage is supplied to the audio signal control circuit 2 only when the audio signal a ′ having a certain level or higher is input, and when the audio signal a ′ having a level less than the predetermined level is input, the audio signal control circuit 2 is supplied with the voltage. No voltage is supplied and unnecessary power can be reduced.

図1の各部の動作波形を示す図を図2に示す。 FIG. 2 shows an operation waveform of each part in FIG.

しかしながら、人の声などは一定のレベル(音量)でないため、レベル検出回路7が検出できるレベルを常に超えた音声信号a´が入力されるとは限らない。 However, since a human voice or the like is not at a constant level (volume), the audio signal a ′ always exceeding the level that can be detected by the level detection circuit 7 is not always input.

そのため、音声信号a´が入力されているにも係わらず、レベル検出回路7が検出できない状態が断続するため、電源制御信号cが細切れとなり、音声信号制御回路2が電源の投入と遮断を繰り返すことになる。その結果、モデム5とマイコン6が動作不安定となり、音声認識することが難しくなる。 For this reason, the state in which the level detection circuit 7 cannot detect the sound signal a ′ is intermittent even though the sound signal a ′ is input, so that the power supply control signal c is broken and the sound signal control circuit 2 repeatedly turns on and off the power supply. It will be. As a result, the modem 5 and the microcomputer 6 become unstable and it is difficult to recognize voice.

上記の内容を鑑みて特許文献1において遅延回路8を設けて最後のレベル検出から遅延時間Tの間は音声信号制御回路2の電源を保持する方法が提案されている。 In view of the above contents, Patent Document 1 proposes a method in which the delay circuit 8 is provided and the power supply of the audio signal control circuit 2 is held during the delay time T from the last level detection.

遅延回路8を加えた音声認識装置のブロック図を図3にし、図3の各部の動作波形を示す図を図4に示す。 FIG. 3 is a block diagram of the speech recognition apparatus to which the delay circuit 8 is added, and FIG. 4 is a diagram showing operation waveforms of each part in FIG.

遅延回路8は前述した音声レベル検出信号bの最後のレベル検出から遅延時間Tだけ遅延した電源制御信号cを出力して、制御回路9に入力する。 The delay circuit 8 outputs a power supply control signal c delayed by a delay time T from the last level detection of the audio level detection signal b described above, and inputs it to the control circuit 9.

遅延回路8を設けることで、遅延時間T内であれば音声のレベルが低下しても音声信号制御回路2の電源が遮断されないため、動作が不安定になることはない。 By providing the delay circuit 8, if the audio level falls within the delay time T, the power of the audio signal control circuit 2 is not shut off, so that the operation does not become unstable.

特開2001−318689JP 2001-318689 A

特許文献1に示す技術を用いても、遅延時間Tは常に一定時間であるため、音声信号aが終了後も電源供給制御回路3は音声信号制御回路2の電源を保持することになる。つまり、音声入力aが終了し、音声認識装置1として動作、行動、制御が終了したとしても電源供給制御回路3は電源を遮断することができず、その分の消費電力が無駄となる。 Even when the technique shown in Patent Document 1 is used, the delay time T is always a constant time, so that the power supply control circuit 3 holds the power of the audio signal control circuit 2 even after the audio signal a is completed. That is, even if the voice input a is finished and the operation, action, and control of the voice recognition device 1 are finished, the power supply control circuit 3 cannot cut off the power, and the power consumption corresponding to that is wasted.

上記課題を解決するために、本発明に係る音声認識装置は
入力された音声信号を解析し、解析した音声信号の内容に対して制御処理をする音声信号制御回路と、
電源と
前記電源から供給される電圧を前記音声信号制御回路へ供給あるいは遮断をする電源供給制御回路を有する音声認識装置であって
前記電源供給制御回路は音声信号のレベルを検出するレベル検出回路と、
レベル検出回路から出力した信号を一定時間保持して信号を出力する遅延回路と、
前記遅延回路が出力する信号に基づいて、前記電圧を前記音声信号制御回路に供給、遮断する制御回路を有し、
前記音声信号制御回路は前記解析された音声信号の内容に対する制御処理を終了するとリセット信号を出力し、
前記遅延回路は前記リセット信号を入力すると、信号保持を停止することを特徴とする。
In order to solve the above problems, a speech recognition apparatus according to the present invention analyzes an input speech signal and performs a control process on the content of the analyzed speech signal;
A speech recognition apparatus having a power supply and a power supply control circuit that supplies or cuts off a voltage supplied from the power supply to the voice signal control circuit, wherein the power supply control circuit detects a level of the voice signal; ,
A delay circuit that outputs a signal while holding the signal output from the level detection circuit for a certain period of time;
Based on a signal output from the delay circuit, the control circuit supplies the voltage to the audio signal control circuit and shuts off the voltage.
The audio signal control circuit outputs a reset signal when the control process for the content of the analyzed audio signal is completed,
The delay circuit stops holding the signal when the reset signal is input.

また、本発明に係る音声認識装置における電源供給制御方法は
音声信号制御回路が入力された音声信号を解析し、解析した音声信号の内容に対して制御処理を行い、
電源供給制御回路が、前記音声信号制御回路に電源からの電圧供給を制御する音声認識装置の電源供給制御方法において
前記電源供給制御回路は音声信号のレベルを検出するレベル検出ステップと、
レベル検出ステップから出力した信号を一定時間保持して信号を出力する遅延ステップと、
前記遅延ステップが出力する信号に基づいて、前記電圧を前記音声信号制御回路に供給、遮断する制御ステップを有し、
前記音声信号制御回路は前記解析された音声信号の内容に対する制御処理を終了するとリセット信号を出力するステップと、
前記遅延ステップは前記リセット信号を入力すると、信号保持を停止するステップを有することを特徴とする。
Further, the power supply control method in the speech recognition apparatus according to the present invention analyzes the speech signal input by the speech signal control circuit, performs control processing on the content of the analyzed speech signal,
A level detection step in which the power supply control circuit detects the level of the audio signal in the power supply control method of the speech recognition apparatus in which the power supply control circuit controls voltage supply from the power supply to the audio signal control circuit;
A delay step for outputting the signal while holding the signal output from the level detection step for a certain period of time;
Based on the signal output by the delay step, the voltage is supplied to the audio signal control circuit, and a control step for cutting off is provided.
The audio signal control circuit outputs a reset signal when the control process for the content of the analyzed audio signal is completed;
The delay step includes a step of stopping signal holding when the reset signal is input.

本発明によれば、入力した音声レベル検出することによる電源制御の効率を改善することが出きる。 According to the present invention, it is possible to improve the efficiency of power control by detecting the input voice level.

従来の電源制御機構を備えた音声認識装置のブロック構成図である。It is a block block diagram of the speech recognition apparatus provided with the conventional power supply control mechanism. 図1の各部の動作波形を示す図である。It is a figure which shows the operation | movement waveform of each part of FIG. 遅延回路を加えた従来の音声認識装置のブロック構成図である。It is a block block diagram of the conventional speech recognition apparatus which added the delay circuit. 図3の各部の動作波形を示す図である。It is a figure which shows the operation | movement waveform of each part of FIG. 本発明である音声認識装置のブロック構成図である。It is a block block diagram of the speech recognition apparatus which is this invention. 図5の各部の動作波形を示す図である。It is a figure which shows the operation | movement waveform of each part of FIG.

以下、図面を用いて本実施形態を説明する。図5は本発明に係わる音声認識装置1の構成を示すブロック図であり、また図6は本実施例における各部の動作波形を示す図である。 Hereinafter, the present embodiment will be described with reference to the drawings. FIG. 5 is a block diagram showing a configuration of the speech recognition apparatus 1 according to the present invention, and FIG. 6 is a diagram showing operation waveforms of respective parts in the present embodiment.

音声認識装置1は大きく分けて音声信号制御回路2と電源供給制御回路3から成る。 The voice recognition device 1 is roughly composed of a voice signal control circuit 2 and a power supply control circuit 3.

外部から入力された音声信号aは増幅器4に入力する。増幅器4から出力された音声信号a´は分岐して音声信号制御回路2と電源供給制御回路3へそれぞれ入力される。 An audio signal a input from the outside is input to the amplifier 4. The audio signal a ′ output from the amplifier 4 is branched and input to the audio signal control circuit 2 and the power supply control circuit 3 respectively.

音声信号制御回路2では、音声信号a´の認識をして、それに伴った動作、行動、制御を行う。具体的には増幅器4から出力された音声信号a´は音声信号制御回路2内のモデム5に入力され、音声信号の解析が行われる。解析されたデータをマイコン6に入力して、マイコン6はそのデータに合わせて様々な動作、行動、制御を行う。 The audio signal control circuit 2 recognizes the audio signal a ′ and performs operations, actions, and controls associated therewith. Specifically, the audio signal a ′ output from the amplifier 4 is input to the modem 5 in the audio signal control circuit 2 and the audio signal is analyzed. The analyzed data is input to the microcomputer 6, and the microcomputer 6 performs various operations, actions, and controls according to the data.

一方、電源供給制御回路3へ向かった音声信号a´はレベル検出回路7に入力される。 On the other hand, the audio signal a ′ directed to the power supply control circuit 3 is input to the level detection circuit 7.

電源供給制御回路3はレベル検出回路7と制御回路9を備えており、
レベル検出回路7は増幅された音声信号a´が予め設定した閾値を超えたときにHレベルの音声レベル検出信号bを出力し、閾値を超えなかったときにLレベルの音声レベル検出信号bを出力する。
The power supply control circuit 3 includes a level detection circuit 7 and a control circuit 9,
The level detection circuit 7 outputs an H level audio level detection signal b when the amplified audio signal a ′ exceeds a preset threshold, and outputs an L level audio level detection signal b when the threshold does not exceed the threshold. Output.

遅延回路8は前述した音声レベル検出信号bの立ち上がりを検出すると予め設定した遅延時間Tのあいだ遅延させた遅延信号である電源制御信号cを出力して、制御回路9に入力する。 When the delay circuit 8 detects the rising edge of the sound level detection signal b described above, the delay circuit 8 outputs a power control signal c which is a delay signal delayed for a preset delay time T and inputs the power control signal c to the control circuit 9.

また、遅延回路8は遅延時間Tの間に音声レベル検出信号bを再度検出すると、その検出した時点からさらに遅延時間Tのあいだ遅延信号を保持するため、保持時間が延長される。 Further, when the delay circuit 8 detects the audio level detection signal b again during the delay time T, the delay signal is further held for the delay time T from the detection time point, so that the holding time is extended.

制御回路9は電源制御信号cを検出して、電源回路10からの電源出力を投入もしくは遮断して、音声信号制御回路2の電源制御を行う。図6では電源制御信号cがHレベルのときに音声信号制御回路2に電圧が供給され、Lレベルのときは電圧が遮断される。 The control circuit 9 detects the power supply control signal c, turns on or off the power supply output from the power supply circuit 10, and controls the power supply of the audio signal control circuit 2. In FIG. 6, a voltage is supplied to the audio signal control circuit 2 when the power control signal c is at the H level, and the voltage is cut off when the power control signal c is at the L level.

ここで音声信号aによる動作指示が完了した場合には、マイコン6によって終了を自動的に検出して、遅延回路8にリセット信号dを出力する。遅延回路8はリセット信号dを入力すると遅延時間T内であったとしても遅延信号の保持をやめる。このとき、音声信号a´が入力されていない場合あるいは著しくレベルが低い場合は、音声レベル検出信号bはLとなる。一方、遅延回路8は前述のように遅延信号の保持をしないので、電源制御信号cはLとなる。それにより制御回路9は音声信号制御回路2の電源を遮断する。 Here, when the operation instruction by the audio signal a is completed, the microcomputer 6 automatically detects the end and outputs the reset signal d to the delay circuit 8. When receiving the reset signal d, the delay circuit 8 stops holding the delay signal even if it is within the delay time T. At this time, when the audio signal a ′ is not input or when the level is remarkably low, the audio level detection signal b becomes L. On the other hand, since the delay circuit 8 does not hold the delay signal as described above, the power control signal c becomes L. As a result, the control circuit 9 shuts off the power supply of the audio signal control circuit 2.

以上より、音声信号処理が終了した後の余分な遅延時間Tにおける電圧供給を削減でき、余剰時間Sの消費電力を抑えることができる。そのため、複雑な制御は必要とせずに、音声認識装置に全体的な消費電力を減らし、電池寿命を延ばすことができる。 As described above, voltage supply in the extra delay time T after the audio signal processing is completed can be reduced, and power consumption in the extra time S can be suppressed. Therefore, it is possible to reduce the overall power consumption of the speech recognition apparatus and extend the battery life without requiring complicated control.

なお、本実施例において遅延時間Tの具体的な数値は示さなかったが、実施する装置の構成によって変動するものであるから、本発明においてはこれをなんら限定するものではない。 Although a specific numerical value of the delay time T is not shown in the present embodiment, it varies depending on the configuration of the apparatus to be implemented, and thus is not limited in any way in the present invention.

また、音声認識装置のブロック図は主なブロックを示したものであり、他の機能ブロックが追加されたとしても、実現可能であるため、これを限定するものではない。
また、各検出信号、制御信号、リセット信号のレベル(H,L)や立ち上がりエッジ検出・立下りエッジ検出は上記に限定されず任意に設定できる。
Further, the block diagram of the speech recognition apparatus shows the main blocks, and even if other functional blocks are added, it can be realized and is not limited thereto.
Further, the levels (H, L) of each detection signal, control signal, and reset signal, and rising edge detection / falling edge detection are not limited to the above and can be arbitrarily set.

1…音声認識装置
2…音声信号制御回路
3…電源供給制御回路
4…増幅器
5…モデム
6…マイコン
7…レベル検出回路
8…遅延回路
9…制御回路
10…電源回路
a…音声信号
a´…増幅器より出力される音声信号
b…音声レベル検出信号
c…電源制御信号
d…リセット信号
DESCRIPTION OF SYMBOLS 1 ... Voice recognition apparatus 2 ... Voice signal control circuit 3 ... Power supply control circuit 4 ... Amplifier 5 ... Modem 6 ... Microcomputer 7 ... Level detection circuit 8 ... Delay circuit 9 ... Control circuit 10 ... Power supply circuit a ... Voice signal a '... Audio signal b outputted from the amplifier ... Audio level detection signal c ... Power supply control signal d ... Reset signal

Claims (2)

入力された音声信号を解析し、解析した音声信号の内容に対して制御処理をする音声信号制御回路と、
電源と
前記電源から供給される電圧を前記音声信号制御回路へ供給あるいは遮断をする電源供給制御回路を有する音声認識装置において
前記電源供給制御回路は音声信号のレベルを検出するレベル検出回路と、
レベル検出回路から出力した信号を一定時間保持して信号を出力する遅延回路と、
前記遅延回路が出力する信号に基づいて、前記電圧を前記音声信号制御回路に供給、遮断する制御回路を有し、
前記音声信号制御回路は前記解析された音声信号の内容に対する制御処理を終了するとリセット信号を出力し、
前記遅延回路は前記リセット信号を入力すると、信号保持を停止することを特徴とする
音声認識装置
An audio signal control circuit that analyzes the input audio signal and performs control processing on the content of the analyzed audio signal;
In a speech recognition apparatus having a power supply and a power supply control circuit that supplies or cuts off a voltage supplied from the power supply to the speech signal control circuit, the power supply control circuit detects a level of a speech signal;
A delay circuit that outputs a signal while holding the signal output from the level detection circuit for a certain period of time;
Based on a signal output from the delay circuit, the control circuit supplies the voltage to the audio signal control circuit and shuts off the voltage.
The audio signal control circuit outputs a reset signal when the control process for the content of the analyzed audio signal is completed,
The delay circuit stops holding a signal when the reset signal is input thereto.
音声信号制御回路が入力された音声信号を解析し、解析した音声信号の内容に対して制御処理を行い、
電源供給制御回路が、前記音声信号制御回路に電源からの電圧供給を制御する音声認識装置の電源供給制御方法において
前記電源供給制御回路は音声信号のレベルを検出するレベル検出ステップと、
レベル検出ステップから出力した信号を一定時間保持して信号を出力する遅延ステップと、
前記遅延ステップが出力する信号に基づいて、前記電圧を前記音声信号制御回路に供給、遮断する制御ステップを有し、
前記音声信号制御回路は前記解析された音声信号の内容に対する制御処理を終了するとリセット信号を出力するステップと、
前記遅延ステップは前記リセット信号を入力すると、信号保持を停止するステップを有することを特徴とする
音声認識装置における電源供給制御方法


The audio signal control circuit analyzes the input audio signal, performs control processing on the content of the analyzed audio signal,
A level detection step in which the power supply control circuit detects the level of the audio signal in the power supply control method of the speech recognition apparatus in which the power supply control circuit controls voltage supply from the power supply to the audio signal control circuit;
A delay step for outputting the signal while holding the signal output from the level detection step for a certain period of time;
Based on the signal output by the delay step, the voltage is supplied to the audio signal control circuit, and a control step for cutting off is provided.
The audio signal control circuit outputs a reset signal when the control process for the content of the analyzed audio signal is completed;
The delaying step includes a step of stopping signal holding when the reset signal is input, and a power supply control method in a speech recognition device


JP2011216723A 2011-09-30 2011-09-30 Voice recognition device and power supply control method in voice recognition device Pending JP2013077172A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2011216723A JP2013077172A (en) 2011-09-30 2011-09-30 Voice recognition device and power supply control method in voice recognition device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2011216723A JP2013077172A (en) 2011-09-30 2011-09-30 Voice recognition device and power supply control method in voice recognition device

Publications (1)

Publication Number Publication Date
JP2013077172A true JP2013077172A (en) 2013-04-25

Family

ID=48480586

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2011216723A Pending JP2013077172A (en) 2011-09-30 2011-09-30 Voice recognition device and power supply control method in voice recognition device

Country Status (1)

Country Link
JP (1) JP2013077172A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20160067625A (en) * 2014-12-04 2016-06-14 삼성전자주식회사 Method and device for processing sound signal
CN113741855A (en) * 2020-05-27 2021-12-03 青岛海信移动通信技术股份有限公司 Audio playing method and terminal

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5855990A (en) * 1981-09-29 1983-04-02 株式会社東芝 Voice recognition equipment
JPS5855991A (en) * 1981-09-30 1983-04-02 株式会社東芝 Portable voice recognition system
JPH0193794A (en) * 1987-10-05 1989-04-12 Seikosha Co Ltd Voice recognition equipment
JPH03202899A (en) * 1989-12-29 1991-09-04 Pioneer Electron Corp Voice remote control device
US5226090A (en) * 1989-12-29 1993-07-06 Pioneer Electronic Corporation Voice-operated remote control system
JP2001318689A (en) * 2000-05-08 2001-11-16 Matsushita Electric Ind Co Ltd Remote controller by means of speech recognition
US20020077830A1 (en) * 2000-12-19 2002-06-20 Nokia Corporation Method for activating context sensitive speech recognition in a terminal
JP2004294946A (en) * 2003-03-28 2004-10-21 Toshiba Corp Portable electronic equipment

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5855990A (en) * 1981-09-29 1983-04-02 株式会社東芝 Voice recognition equipment
JPS5855991A (en) * 1981-09-30 1983-04-02 株式会社東芝 Portable voice recognition system
JPH0193794A (en) * 1987-10-05 1989-04-12 Seikosha Co Ltd Voice recognition equipment
JPH03202899A (en) * 1989-12-29 1991-09-04 Pioneer Electron Corp Voice remote control device
US5226090A (en) * 1989-12-29 1993-07-06 Pioneer Electronic Corporation Voice-operated remote control system
JP2001318689A (en) * 2000-05-08 2001-11-16 Matsushita Electric Ind Co Ltd Remote controller by means of speech recognition
US20020077830A1 (en) * 2000-12-19 2002-06-20 Nokia Corporation Method for activating context sensitive speech recognition in a terminal
JP2004294946A (en) * 2003-03-28 2004-10-21 Toshiba Corp Portable electronic equipment

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20160067625A (en) * 2014-12-04 2016-06-14 삼성전자주식회사 Method and device for processing sound signal
US9495978B2 (en) 2014-12-04 2016-11-15 Samsung Electronics Co., Ltd. Method and device for processing a sound signal
KR102306537B1 (en) 2014-12-04 2021-09-29 삼성전자주식회사 Method and device for processing sound signal
CN113741855A (en) * 2020-05-27 2021-12-03 青岛海信移动通信技术股份有限公司 Audio playing method and terminal
CN113741855B (en) * 2020-05-27 2023-10-31 青岛海信移动通信技术有限公司 Audio playing method and terminal

Similar Documents

Publication Publication Date Title
US10573305B2 (en) Voice control system and method thereof
KR102501601B1 (en) Low-power, always-listening, voice-command detection and capture
US20170323642A1 (en) Speech Recognition Wake-Up of a Handheld Portable Electronic Device
US9549273B2 (en) Selective enabling of a component by a microphone circuit
EP3101533A1 (en) Mechanism for retrieval of previously captured audio
KR20180084392A (en) Electronic device and operating method thereof
CN107527614B (en) Voice control system and method thereof
RU2012150075A (en) ACTIVATION SIGNAL TRANSMITTER WITH TIME DEFORMATION, AUDIO SIGNAL CODER, METHOD OF TRANSFER OF ACTIVATION SIGNAL WITH TIME DEFORMATION, METHOD OF SOUND SIGNAL PROGRAMS AND COMPUTERS
WO2016086633A1 (en) Method and apparatus for adaptively adjusting speech recognition rate, and storage medium
WO2006127888A3 (en) Data retention device for power-down applications and method
WO2017154282A1 (en) Voice processing device and voice processing method
WO2009004750A1 (en) Voice recognizing apparatus
US20180166073A1 (en) Speech Recognition Without Interrupting The Playback Audio
CN113016195A (en) Microphone arrangement and system comprising a microphone arrangement
JP2011215421A (en) Speech dialog apparatus
EP2518630A4 (en) Signal decoding circuit, latency adjustment circuit, memory controller, processor, computer, signal decoding method, and latency adjustment method
US20150142430A1 (en) Pre-processing apparatus and method for speech recognition
JP2013077172A (en) Voice recognition device and power supply control method in voice recognition device
US10129382B2 (en) Electronic device and method for controlling electronic device using headset
JP2004094077A (en) Speech recognition device and control method, and program
WO2013182085A1 (en) Self-adaptive intelligent voice device and method
JP2008003517A (en) Speech interaction system, speech interaction method, and program
CN110574100B (en) Electronic musical instrument
JP2019139146A (en) Voice recognition system and voice recognition method
US20160088562A1 (en) Information processing apparatus including communication function

Legal Events

Date Code Title Description
RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20140328

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20140925

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20150624

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20150714

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20151208