JP2012533200A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2012533200A5 JP2012533200A5 JP2012518996A JP2012518996A JP2012533200A5 JP 2012533200 A5 JP2012533200 A5 JP 2012533200A5 JP 2012518996 A JP2012518996 A JP 2012518996A JP 2012518996 A JP2012518996 A JP 2012518996A JP 2012533200 A5 JP2012533200 A5 JP 2012533200A5
- Authority
- JP
- Japan
- Prior art keywords
- signal
- hierarchical
- hierarchical level
- tree structure
- input signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000003990 capacitor Substances 0.000 claims 5
- 238000000034 method Methods 0.000 claims 4
- 230000003321 amplification Effects 0.000 claims 1
- 238000003199 nucleic acid amplification method Methods 0.000 claims 1
Applications Claiming Priority (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US22451909P | 2009-07-10 | 2009-07-10 | |
| US61/224,519 | 2009-07-10 | ||
| EP10151660A EP2280486A1 (en) | 2009-07-10 | 2010-01-26 | Interleaved pipelined binary search A/D converter |
| EP10151660.7 | 2010-01-26 | ||
| PCT/EP2010/059821 WO2011003978A2 (en) | 2009-07-10 | 2010-07-08 | Interleaved pipelined binary search a/d converter |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2012533200A JP2012533200A (ja) | 2012-12-20 |
| JP2012533200A5 true JP2012533200A5 (https=) | 2013-03-07 |
| JP5558566B2 JP5558566B2 (ja) | 2014-07-23 |
Family
ID=42269365
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2012518996A Active JP5558566B2 (ja) | 2009-07-10 | 2010-07-08 | Ａ／ｄ変換器及びアナログ入力信号をデジタル出力に変換するための方法 |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US8618973B2 (https=) |
| EP (2) | EP2280486A1 (https=) |
| JP (1) | JP5558566B2 (https=) |
| KR (1) | KR20120062695A (https=) |
| CN (1) | CN102474262B (https=) |
| WO (1) | WO2011003978A2 (https=) |
Families Citing this family (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP5652259B2 (ja) * | 2011-03-01 | 2015-01-14 | 富士通セミコンダクター株式会社 | アナログデジタル変換器 |
| US8487803B1 (en) * | 2012-01-23 | 2013-07-16 | Freescale Semiconductor, Inc. | Pipelined analog-to-digital converter having reduced power consumption |
| EP2629428A1 (en) | 2012-02-16 | 2013-08-21 | Imec | A/D Converter and Method for Calibrating the Same |
| RU2507681C2 (ru) * | 2012-11-21 | 2014-02-20 | Гарри Романович Аванесян | Способ и устройство для выявления нелинейных искажений, вносимых аналого-цифровым преобразователем |
| US8872691B1 (en) | 2013-05-03 | 2014-10-28 | Keysight Technologies, Inc. | Metastability detection and correction in analog to digital converter |
| US9600999B2 (en) | 2014-05-21 | 2017-03-21 | Universal City Studios Llc | Amusement park element tracking system |
| CN104702285B (zh) | 2014-12-26 | 2018-10-12 | 华为技术有限公司 | 一种模数转换器及模数转换方法 |
| US9628302B2 (en) * | 2015-05-21 | 2017-04-18 | International Business Machines Corporation | Decision feedback equalizer |
| US9819314B1 (en) * | 2017-01-31 | 2017-11-14 | Board Of Regents, The University Of Texas System | Method and circuit for PVT stabilization of dynamic amplifiers |
| CN108647406B (zh) * | 2018-04-24 | 2024-08-23 | 北京新岸线移动多媒体技术有限公司 | 一种流水线模数转换器中各级电路的设计方法 |
| US10720934B1 (en) * | 2019-02-28 | 2020-07-21 | Nxp Usa, Inc. | MDAC based time-interleaved analog-to-digital converters and related methods |
| CN111865315B (zh) * | 2020-07-13 | 2022-07-26 | 同济大学 | 一种适用于流水线flash ADC的比较器电路 |
| CN112422130B (zh) * | 2020-11-26 | 2022-07-01 | 重庆邮电大学 | 一种基于全动态结构的低功耗Binary-Search ADC系统 |
| US11387842B1 (en) * | 2021-03-10 | 2022-07-12 | Robert Bosch Gmbh | System AMD method for a self-calibrating pipelined dynamic preamplifier for high speed comparators in a time-interpolating flash ADC |
| KR102902897B1 (ko) * | 2021-07-23 | 2025-12-19 | 삼성전자 주식회사 | 아날로그-디지털 변환기 및 이의 동작 방법 |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5579006A (en) * | 1993-12-28 | 1996-11-26 | Nec Corporation | A/D converter |
| US6169502B1 (en) * | 1998-05-08 | 2001-01-02 | Cirrus Logic, Inc. | Pipelined analog-to-digital converter (ADC) systems, methods, and computer program products |
| US6781531B2 (en) * | 2002-01-15 | 2004-08-24 | Raytheon Company | Statistically based cascaded analog-to-digital converter calibration technique |
| KR20060017819A (ko) * | 2003-05-27 | 2006-02-27 | 조지아 테크 리서치 코오포레이션 | 부동 게이트 기준 회로 |
| ATE311041T1 (de) | 2003-09-23 | 2005-12-15 | Cit Alcatel | Pipeline analog-digital-wandler |
| EP1940031A3 (en) * | 2003-10-21 | 2008-11-05 | Fujitsu Limited | A/D conversion circuit |
| US7106230B2 (en) * | 2004-06-17 | 2006-09-12 | Kenet, Inc. | Analog to digital converter calibration via synchronous demodulation |
| US7012559B1 (en) * | 2004-09-24 | 2006-03-14 | Broadcom Corporation | Hierarchical parallel pipelined operation of analog and digital circuits |
| US7656340B2 (en) * | 2008-06-06 | 2010-02-02 | Lsi Corporation | Systems and methods for pipelined analog to digital conversion |
-
2010
- 2010-01-26 EP EP10151660A patent/EP2280486A1/en not_active Withdrawn
- 2010-07-08 JP JP2012518996A patent/JP5558566B2/ja active Active
- 2010-07-08 CN CN201080031210.7A patent/CN102474262B/zh active Active
- 2010-07-08 EP EP10736647.8A patent/EP2452437B1/en active Active
- 2010-07-08 US US13/382,735 patent/US8618973B2/en active Active
- 2010-07-08 WO PCT/EP2010/059821 patent/WO2011003978A2/en not_active Ceased
- 2010-07-08 KR KR1020127002931A patent/KR20120062695A/ko not_active Withdrawn
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2012533200A5 (https=) | ||
| CN102177657B (zh) | 具有减小的功率损失的流水线转换器的基于相关度背景校准 | |
| WO2011003978A3 (en) | Interleaved pipelined binary search a/d converter | |
| WO2010048362A3 (en) | Method and apparatus for dithering in multi-bit sigma-delta digital-to-analog converters | |
| WO2015154671A1 (zh) | 流水线逐次比较模数转换器的自校准方法和装置 | |
| ATE501553T1 (de) | Verfahren und vorrichtung zur rückkopplungssignalerzeugung in sigma-delta- analog-digital-umsetzern | |
| JP2016005171A5 (https=) | ||
| EP2624458A3 (en) | Successive approximation register analog to digital converter | |
| EP2221974A3 (en) | Amplifiers with input offset trim and methods | |
| EP2627006A3 (en) | Serial-ripple analog-to-digital conversion | |
| EP2590331A3 (en) | Successive approximation analog-to-digital conversion | |
| JP2013065969A5 (https=) | ||
| EP2779464A3 (en) | Continuous-time oversampling pipeline analog-to-digital converter | |
| EP3001568A3 (en) | Calibration of a time-interleaved analog-to-digital converter (adc) circuit | |
| CN102983863A (zh) | 一种流水线模数转换器的第一级电路结构 | |
| TW200729741A (en) | Improved flash ADC | |
| JP2013539331A5 (https=) | ||
| JP2011511564A5 (https=) | ||
| JP2016531532A5 (https=) | ||
| US8106805B2 (en) | Self-calibrating pipeline ADC and method thereof | |
| CN102723951B (zh) | 一种具有平移技术的流水线型adc数字后台校正电路 | |
| EP2779466A3 (en) | System, method and recording medium for analog to digital converter calibration | |
| CN107359878A (zh) | 一种基于最小量化误差的流水线adc的前端校准方法 | |
| CN205265662U (zh) | 流水线型模数转换器 | |
| CN104682958A (zh) | 一种带噪声整形的并行逐次逼近模数转换器 |