JP2011133916A5 - - Google Patents

Download PDF

Info

Publication number
JP2011133916A5
JP2011133916A5 JP2011085195A JP2011085195A JP2011133916A5 JP 2011133916 A5 JP2011133916 A5 JP 2011133916A5 JP 2011085195 A JP2011085195 A JP 2011085195A JP 2011085195 A JP2011085195 A JP 2011085195A JP 2011133916 A5 JP2011133916 A5 JP 2011133916A5
Authority
JP
Japan
Prior art keywords
data
register
stored
processing unit
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2011085195A
Other languages
English (en)
Japanese (ja)
Other versions
JP5269137B2 (ja
JP2011133916A (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2011085195A priority Critical patent/JP5269137B2/ja
Priority claimed from JP2011085195A external-priority patent/JP5269137B2/ja
Publication of JP2011133916A publication Critical patent/JP2011133916A/ja
Publication of JP2011133916A5 publication Critical patent/JP2011133916A5/ja
Application granted granted Critical
Publication of JP5269137B2 publication Critical patent/JP5269137B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP2011085195A 2011-04-07 2011-04-07 演算装置 Expired - Fee Related JP5269137B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2011085195A JP5269137B2 (ja) 2011-04-07 2011-04-07 演算装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2011085195A JP5269137B2 (ja) 2011-04-07 2011-04-07 演算装置

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP2004015824A Division JP2005208400A (ja) 2004-01-23 2004-01-23 ハッシュ値算出装置及び演算装置

Publications (3)

Publication Number Publication Date
JP2011133916A JP2011133916A (ja) 2011-07-07
JP2011133916A5 true JP2011133916A5 (enExample) 2013-05-23
JP5269137B2 JP5269137B2 (ja) 2013-08-21

Family

ID=44346625

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2011085195A Expired - Fee Related JP5269137B2 (ja) 2011-04-07 2011-04-07 演算装置

Country Status (1)

Country Link
JP (1) JP5269137B2 (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE112012000168T5 (de) 2011-06-16 2013-07-18 Fuji Electric Co., Ltd Lichtleitvorrichtung und Lichtleitverfahren
JP6238774B2 (ja) * 2013-02-21 2017-11-29 キヤノン株式会社 ハッシュ値生成装置
JP6113091B2 (ja) 2013-03-07 2017-04-12 キヤノン株式会社 ハッシュ値生成装置
JP7600008B2 (ja) 2021-03-22 2024-12-16 キオクシア株式会社 演算装置

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3709760B2 (ja) * 2000-03-28 2005-10-26 松下電工株式会社 ハッシュ装置
JP2002072879A (ja) * 2000-08-28 2002-03-12 Matsushita Electric Works Ltd ハッシュ関数処理装置
US7299355B2 (en) * 2001-01-12 2007-11-20 Broadcom Corporation Fast SHA1 implementation
JP4206205B2 (ja) * 2001-03-26 2009-01-07 株式会社日立製作所 Ｓｈａ演算の高速演算回路
JP2004240299A (ja) * 2003-02-07 2004-08-26 Matsushita Electric Ind Co Ltd ハッシュ関数処理装置

Similar Documents

Publication Publication Date Title
US20230305808A1 (en) Accelerated mathematical engine
US11049016B2 (en) Neural network processor
US20210224654A1 (en) Batch Processing In A Neural Network Processor
JP2019537139A5 (enExample)
JP2009537025A5 (enExample)
CN113628094B (zh) 一种基于gpu的高吞吐量sm2数字签名计算系统及方法
JP2019513276A5 (enExample)
JP2017138964A5 (enExample)
TW201830297A (zh) 用於類神經網路計算的旋轉資料
EP2490141A3 (en) Method of, and apparatus for, stream scheduling in parallel pipelined hardware
JP2011133916A5 (enExample)
JP2012185517A5 (enExample)
Yang et al. FPGA accelerator for homomorphic encrypted sparse convolutional neural network inference
CN117971163B (zh) 基于蝶形单元的计算架构、计算方法以及装置
RU2013142986A (ru) Устройство обработки шифрования и способ обработки шифрования, и программа
CN112668709B (zh) 计算装置以及用于数据重用的方法
JP5269137B2 (ja) 演算装置
US9448768B2 (en) Modular multiplier and modular multiplication method thereof
CN111008697B (zh) 一种卷积神经网络加速器实现架构
Koundinya Performance Analysis of Parallel Pollard's Rho Algorithm
Bioul et al. Decimal addition in FPGA
CN111723913A (zh) 一种数据处理方法、装置、设备及可读存储介质
CN102646033B (zh) 提供了加密和签名功能的rsa算法的实现方法和装置
JP4177125B2 (ja) 演算装置及び演算装置の演算方法
CN104750457B (zh) 一种基于模幂运算的数据处理方法和装置