JP2010176702A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2010176702A5 JP2010176702A5 JP2010102697A JP2010102697A JP2010176702A5 JP 2010176702 A5 JP2010176702 A5 JP 2010176702A5 JP 2010102697 A JP2010102697 A JP 2010102697A JP 2010102697 A JP2010102697 A JP 2010102697A JP 2010176702 A5 JP2010176702 A5 JP 2010176702A5
- Authority
- JP
- Japan
- Prior art keywords
- management unit
- data
- storage area
- memory system
- valid data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 claims 9
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2010102697A JP5221593B2 (ja) | 2010-04-27 | 2010-04-27 | メモリシステム |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2010102697A JP5221593B2 (ja) | 2010-04-27 | 2010-04-27 | メモリシステム |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2008063404A Division JP4510107B2 (ja) | 2008-03-01 | 2008-03-12 | メモリシステム |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2010176702A JP2010176702A (ja) | 2010-08-12 |
| JP2010176702A5 true JP2010176702A5 (enExample) | 2011-05-06 |
| JP5221593B2 JP5221593B2 (ja) | 2013-06-26 |
Family
ID=42707530
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2010102697A Expired - Fee Related JP5221593B2 (ja) | 2010-04-27 | 2010-04-27 | メモリシステム |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP5221593B2 (enExample) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2012248109A (ja) | 2011-05-30 | 2012-12-13 | Toshiba Corp | マルチチャネルを有するメモリ装置及び同装置におけるコンパクションのためのリードコマンド群生成方法 |
| US8924636B2 (en) | 2012-02-23 | 2014-12-30 | Kabushiki Kaisha Toshiba | Management information generating method, logical block constructing method, and semiconductor memory device |
| JP5813589B2 (ja) | 2012-07-13 | 2015-11-17 | 株式会社東芝 | メモリシステムおよびその制御方法 |
| US9329994B2 (en) | 2014-02-20 | 2016-05-03 | Kabushiki Kaisha Toshiba | Memory system |
| US9443617B2 (en) | 2014-07-18 | 2016-09-13 | Kabushiki Kaisha Toshiba | Memory system and method of controlling memory system |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4768237B2 (ja) * | 2004-06-25 | 2011-09-07 | 株式会社東芝 | 携帯可能電子装置及び携帯可能電子装置の制御方法 |
| JP2008033788A (ja) * | 2006-07-31 | 2008-02-14 | Matsushita Electric Ind Co Ltd | 不揮発性記憶装置、データ記憶システム、およびデータ記憶方法 |
| JP4653817B2 (ja) * | 2008-03-01 | 2011-03-16 | 株式会社東芝 | メモリシステム |
| JP4498426B2 (ja) * | 2008-03-01 | 2010-07-07 | 株式会社東芝 | メモリシステム |
| JP4592774B2 (ja) * | 2008-03-01 | 2010-12-08 | 株式会社東芝 | メモリシステム |
| JP4745356B2 (ja) * | 2008-03-01 | 2011-08-10 | 株式会社東芝 | メモリシステム |
-
2010
- 2010-04-27 JP JP2010102697A patent/JP5221593B2/ja not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR101596652B1 (ko) | 비휘발성 메모리에 대한 탄력적인 웨어 관리 | |
| DE102018115163B4 (de) | Routing von datenblöcken während einer thermodrosselung | |
| US10614888B2 (en) | Memory system that selectively writes in single-level cell mode or multi-level cell mode to reduce program/erase cycles | |
| US9645896B2 (en) | Data storage device and flash memory control method | |
| AU2013345301B2 (en) | Methods and devices for avoiding lower page corruption in data storage devices | |
| KR102652694B1 (ko) | 서브 블록 모드를 사용한 구역 네임스페이스 제한 완화 | |
| JP2015535118A5 (enExample) | ||
| JP2009211231A5 (enExample) | ||
| JP2015530685A5 (enExample) | ||
| TWI494761B (zh) | 分割實體區塊之方法及記憶體系統 | |
| EP2085867A3 (en) | Storage subsystem | |
| TW201926350A (zh) | 記憶體控制器、記憶體系統及於一記憶體中管理資料配置的方法 | |
| US8582358B2 (en) | Memory system, controller, and method for controlling memory system | |
| US20220083256A1 (en) | Read Handling in Zoned Namespace Devices | |
| JP2018018557A5 (enExample) | ||
| JP2009211227A5 (enExample) | ||
| JP2010515162A5 (enExample) | ||
| US20140331024A1 (en) | Method of Dynamically Adjusting Mapping Manner in Non-Volatile Memory and Non-Volatile Storage Device Using the Same | |
| JP2010176702A5 (enExample) | ||
| KR101718713B1 (ko) | 비휘발성 메모리 시스템 | |
| JP2010287303A5 (enExample) | ||
| JP2017027244A5 (enExample) | ||
| JP2013235531A5 (enExample) | ||
| EP1736884A3 (en) | Flash storage | |
| JP2019507918A5 (enExample) |