JP2009522652A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2009522652A5 JP2009522652A5 JP2008548598A JP2008548598A JP2009522652A5 JP 2009522652 A5 JP2009522652 A5 JP 2009522652A5 JP 2008548598 A JP2008548598 A JP 2008548598A JP 2008548598 A JP2008548598 A JP 2008548598A JP 2009522652 A5 JP2009522652 A5 JP 2009522652A5
- Authority
- JP
- Japan
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/324,029 US7472361B2 (en) | 2005-12-30 | 2005-12-30 | System and method for generating a plurality of models at different levels of abstraction from a single master model |
US11/324,029 | 2005-12-30 | ||
PCT/US2006/048249 WO2007078915A2 (en) | 2005-12-30 | 2006-12-18 | System and method for generating a plurality of models at different levels of abstraction from a single master model |
Publications (3)
Publication Number | Publication Date |
---|---|
JP2009522652A JP2009522652A (ja) | 2009-06-11 |
JP2009522652A5 true JP2009522652A5 (ja) | 2009-10-22 |
JP4994393B2 JP4994393B2 (ja) | 2012-08-08 |
Family
ID=38228767
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2008548598A Expired - Fee Related JP4994393B2 (ja) | 2005-12-30 | 2006-12-18 | 単一のマスターモデルから異なる抽象化レベルの複数のモデルを生成するシステムと方法 |
Country Status (4)
Country | Link |
---|---|
US (1) | US7472361B2 (ja) |
EP (1) | EP1966730A4 (ja) |
JP (1) | JP4994393B2 (ja) |
WO (1) | WO2007078915A2 (ja) |
Families Citing this family (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7778815B2 (en) * | 2005-05-26 | 2010-08-17 | The Regents Of The University Of California | Method for the fast exploration of bus-based communication architectures at the cycle-count-accurate-at-transaction-boundaries (CCATB) abstraction |
WO2007066319A1 (en) * | 2005-12-08 | 2007-06-14 | Mentor Graphics Corporation | Conversion of switching signals of a circuit simulation into a transaction model |
US7587687B2 (en) * | 2005-12-30 | 2009-09-08 | Cadence Design Systems, Inc. | System and method for incremental synthesis |
US7673259B2 (en) * | 2005-12-30 | 2010-03-02 | Cadence Design Systems, Inc. | System and method for synthesis reuse |
GB0601135D0 (en) * | 2006-01-20 | 2006-03-01 | Spiratech Ltd | Modelling and simulation method |
US8543367B1 (en) | 2006-02-16 | 2013-09-24 | Synopsys, Inc. | Simulation with dynamic run-time accuracy adjustment |
US7899661B2 (en) | 2006-02-16 | 2011-03-01 | Synopsys, Inc. | Run-time switching for simulation with dynamic run-time accuracy adjustment |
US7941774B2 (en) * | 2008-08-04 | 2011-05-10 | Texas Instruments Incorporated | Partial timing modeling for gate level simulation |
JP5328447B2 (ja) * | 2009-03-30 | 2013-10-30 | シャープ株式会社 | 高位合成装置および高位合成方法、半導体集積回路の製造方法、制御プログラム、可読記憶媒体 |
US20110035204A1 (en) * | 2009-07-10 | 2011-02-10 | Maxim Smirnov | Layered Modeling for High-Level Synthesis of Electronic Designs |
US20110184714A1 (en) * | 2010-01-26 | 2011-07-28 | Jeda Technologies, Inc. | Methods and Systems for Analyzing Electronic Design and Validation Models |
US8458630B1 (en) | 2010-06-26 | 2013-06-04 | Cadence Design Systems, Inc. | Supporting dynamic aspects of polymorphism in high-level synthesis of integrated circuit designs |
US8336009B2 (en) | 2010-06-30 | 2012-12-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method and apparatus for electronic system function verification at two levels |
US8903696B2 (en) * | 2011-07-15 | 2014-12-02 | Cadence Design Systems, Inc. | System and method for controlling granularity of transaction recording in discrete event simulation |
US8832622B1 (en) * | 2011-11-23 | 2014-09-09 | Marvell International Ltd. | Coverage scoreboard |
US10318695B2 (en) | 2013-12-05 | 2019-06-11 | International Business Machines Corporation | Phase algebra for virtual clock and mode extraction in hierarchical designs |
US10503856B2 (en) | 2013-12-05 | 2019-12-10 | International Business Machines Corporation | Phase algebra for specifying clocks and modes in hierarchical designs |
US9916407B2 (en) | 2013-12-05 | 2018-03-13 | International Business Machines Corporation | Phase algebra for analysis of hierarchical designs |
US9268889B2 (en) | 2013-12-05 | 2016-02-23 | International Business Machines Corporation | Verification of asynchronous clock domain crossings |
WO2016148705A1 (en) * | 2015-03-17 | 2016-09-22 | Halliburton Energy Services, Inc. | Optimization of downhole logging tool data resolution |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5903466A (en) * | 1995-12-29 | 1999-05-11 | Synopsys, Inc. | Constraint driven insertion of scan logic for implementing design for test within an integrated circuit design |
US6182258B1 (en) * | 1997-06-03 | 2001-01-30 | Verisity Ltd. | Method and apparatus for test generation during circuit design |
US6169968B1 (en) * | 1997-07-09 | 2001-01-02 | Matsushita Electric Industrial Co., Ltd. | Apparatus and method for estimating performance integrated circuit |
US6862563B1 (en) | 1998-10-14 | 2005-03-01 | Arc International | Method and apparatus for managing the configuration and functionality of a semiconductor design |
US6845341B2 (en) * | 2002-05-14 | 2005-01-18 | Cadence Design Systems, Inc. | Method and mechanism for improved performance analysis in transaction level models |
US6779163B2 (en) | 2002-09-25 | 2004-08-17 | International Business Machines Corporation | Voltage island design planning |
US6820240B2 (en) | 2002-09-25 | 2004-11-16 | International Business Machines Corporation | Voltage island chip implementation |
JP4175953B2 (ja) * | 2003-05-23 | 2008-11-05 | シャープ株式会社 | 高位合成装置、ハードウェア検証用モデル生成方法、ハードウェア検証方法、制御プログラムおよび可読記録媒体 |
JP4484048B2 (ja) * | 2004-09-10 | 2010-06-16 | 日本電気株式会社 | ハードウェア/ソフトウェア協調検証システム |
JP2007011477A (ja) * | 2005-06-28 | 2007-01-18 | Toshiba Corp | 論理回路動作モデル生成装置及び論理回路動作モデル生成方法 |
JP2007087215A (ja) | 2005-09-22 | 2007-04-05 | Hitachi Ltd | ハードウェアモデルの変換処理に用いられるデータ構造、コンピュータプログラム、方法、及びシステム |
-
2005
- 2005-12-30 US US11/324,029 patent/US7472361B2/en active Active
-
2006
- 2006-12-18 WO PCT/US2006/048249 patent/WO2007078915A2/en active Application Filing
- 2006-12-18 EP EP06845720A patent/EP1966730A4/en not_active Withdrawn
- 2006-12-18 JP JP2008548598A patent/JP4994393B2/ja not_active Expired - Fee Related
Similar Documents
Publication | Publication Date | Title |
---|---|---|
BRMU8603216U8 (ja) | ||
JP2009522652A5 (ja) | ||
BR122016023444A2 (ja) | ||
CH2121272H1 (ja) | ||
AT504380A8 (ja) | ||
CN300725935S (zh) | 童装裤子(3835) | |
CN300725913S (zh) | 童装(3712) | |
CN300727793S (zh) | 摄像头(金属柱型) | |
CN300725932S (zh) | 童装(3829) | |
CN300727644S (zh) | 移动电话 | |
CN300727480S (zh) | 电连接器 | |
CN300727466S (zh) | 拉丝机操作箱 | |
CN300726678S (zh) | 餐具(套装五) | |
CN300726184S (zh) | 印花面料(欢乐直通车一系列) | |
CN300726051S (zh) | 领带(“一摁得”名胜—比萨斜塔) | |
CN300725943S (zh) | 童装(3876) | |
CN300725942S (zh) | 童装(3874) | |
CN300725917S (zh) | 童装(3734) | |
CN300725941S (zh) | 童装(3872) | |
CN300725940S (zh) | 童装(3870) | |
CN300725939S (zh) | 童装裤子(3856) | |
CN300725938S (zh) | 童装(3854) | |
CN300725930S (zh) | 童装(3813) | |
CN300725936S (zh) | 童装(3850) | |
CN300729262S (zh) | 螺钉旋具手柄(h0504g) |