JP2009296072A - Wireless receiver - Google Patents
Wireless receiver Download PDFInfo
- Publication number
- JP2009296072A JP2009296072A JP2008145148A JP2008145148A JP2009296072A JP 2009296072 A JP2009296072 A JP 2009296072A JP 2008145148 A JP2008145148 A JP 2008145148A JP 2008145148 A JP2008145148 A JP 2008145148A JP 2009296072 A JP2009296072 A JP 2009296072A
- Authority
- JP
- Japan
- Prior art keywords
- demodulation circuit
- circuit
- delay detection
- error rate
- synchronization word
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- Y02B60/50—
Landscapes
- Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
Abstract
Description
本発明は、ディジタル無線通信の無線受信機に関するもので、移動無線通信方式への利用に適する。二つの異なる種類の復調回路を並行して動作させ、受信入力低下および遅延分散に起因する回線品質劣化を比較的小規模な回路で監視し、いずれか一方の出力を切換えることにより良好な回線品質を確保する。 The present invention relates to a wireless receiver for digital wireless communication, and is suitable for use in a mobile wireless communication system. Two different types of demodulator circuits are operated in parallel, and the line quality degradation caused by a decrease in received input and delay dispersion is monitored with a relatively small circuit. By switching one of the outputs, good line quality is achieved. To secure.
回路構成が比較的単純で経済性や信頼性等の面で優れた遅延検波復調方式と、回路構成がやや複雑で動作速度や消費電力などの面では遅延検波復調方式に若干劣るが、マルチパスフェージング゛等による符号間干渉がある伝搬条件下でも良好な回線品質を維持できる等化復調方式の、二つの異なる復調方式による復調回路を備え、伝搬路の状況によりいずれか一方の復調回路の出力を選択する方式が実用化されている。 Delay detection demodulation method with relatively simple circuit configuration and excellent economy and reliability, and slightly inferior to delay detection demodulation method in terms of operation speed and power consumption due to slightly complicated circuit configuration. Equipped with demodulation circuits based on two different demodulation methods of equalization demodulation method that can maintain good channel quality even under propagation conditions with intersymbol interference due to fading, etc., and output of one of the demodulation circuits depending on the propagation path conditions The method of selecting is in practical use.
しかしながら、移動無線通信方式の機器に実装する受信機は、回路規模および消費電力が、より小さいことが求められることから、二つの復調回路を備えながらも、回路規模および消費電力を抑制しつつ如何に所要の回線品質を確保するかが重要な課題となる。 However, since a receiver to be mounted on a mobile radio communication system device is required to have a smaller circuit scale and power consumption, it is possible to reduce the circuit scale and power consumption while providing two demodulation circuits. The important issue is how to ensure the required line quality.
本発明はこのような背景で行われたものであり、比較的小規模な回線品質監視部で伝搬路状況を判断し、回路規模、経済性、消費電力などと回線品質との調和がとれた無線受信機を提供することを目的とする。 The present invention has been carried out in such a background, and a relatively small circuit quality monitoring unit judges a propagation path condition, and circuit quality, economy, power consumption, etc. are harmonized with circuit quality. An object is to provide a wireless receiver.
移動局設備は基地局からの信号を連続的に受信し、一方、基地局設備は移動局からの信号を間歇的に受信する。本発明は、このような特質を踏まえた解決手段を提示する。 The mobile station equipment continuously receives signals from the base station, while the base station equipment receives signals from the mobile station intermittently. The present invention presents a solution based on such characteristics.
受信高周波部と、等化復調回路と、遅延検波復調回路と、前記等化復調回路または前記遅延検波復調回路のいずれか一方の出力を切換選択する切換回路と、前記遅延検波復調回路の軟判定値と同期ワード情報とから伝搬状況を監視する回線品質監視部と、前記受信高周波部よりの受信入力レベル情報、前記回線品質監視部からの誤り率情報、前記等化復調回路の同期ワード情報および前記遅延検波復調回路の軟判定値とから伝搬路状況を推定し前記切換回路を制御する伝搬状況推定・切換制御回路とをそなえた無線受信機による。
A reception high-frequency unit, an equalization demodulation circuit, a delay detection demodulation circuit, a switching circuit that switches and selects an output of either the equalization demodulation circuit or the delay detection demodulation circuit, and a soft decision of the delay detection demodulation circuit A line quality monitoring unit that monitors the propagation status from the value and the synchronization word information, received input level information from the reception high frequency unit, error rate information from the line quality monitoring unit, synchronization word information of the equalization demodulation circuit, and A radio receiver including a propagation state estimation / switching control circuit for estimating a propagation path state from a soft decision value of the delay detection demodulation circuit and controlling the switching circuit.
受信高周波部と、等化復調回路と、遅延検波復調回路と、前記等化復調回路または前記遅延検波復調回路のいずれか一方の出力を切換選択する切換回路と、前記遅延検波復調回路の軟判定値と同期ワード情報とから伝搬状況を監視する回線品質監視部と、前記受信高周波部よりの受信入力レベル情報、前記回線品質監視部からの誤り率情報、前記等化復調回路の同期ワード情報および前記遅延検波復調回路の軟判定値とから伝搬路状況を推定し前記切換回路を制御する伝搬状況推定・切換制御回路とをそなえ、等化復調回路と遅延検波復調回路が並行して動作し、回線品質監視部が遅延検波復調回路の同期ワードの誤り率および軟判定値を監視するのに際し、そのフレーム数、誤り率の閾値、誤り率が閾値を超えることを容認するフレーム数、誤り率が閾値を連続して超えることを容認するフレーム数について、その全てまたは一部を、遅延検波復調回路の軟判定値にもとづき設定することを特徴とする無線受信機による。 A reception high-frequency unit, an equalization demodulation circuit, a delay detection demodulation circuit, a switching circuit that switches and selects an output of either the equalization demodulation circuit or the delay detection demodulation circuit, and a soft decision of the delay detection demodulation circuit A line quality monitoring unit that monitors the propagation status from the value and the synchronization word information, received input level information from the reception high frequency unit, error rate information from the line quality monitoring unit, synchronization word information of the equalization demodulation circuit, and Providing a propagation state estimation / switching control circuit that estimates the propagation path state from the soft decision value of the delay detection demodulation circuit and controls the switching circuit, the equalization demodulation circuit and the delay detection demodulation circuit operate in parallel, When the line quality monitoring unit monitors the error rate and soft decision value of the synchronization word of the delay detection demodulation circuit, the number of frames, the error rate threshold, and the number of frames that allow the error rate to exceed the threshold For the number of frames that an admission that the error rate exceeds continuously the threshold, all or part, by the wireless receiver and setting based on a soft decision value of the delay detection demodulation circuit.
受信高周波部と、等化復調回路と、遅延検波復調回路と、前記等化復調回路または前記遅延検波復調回路のいずれか一方の出力を切換選択する切換回路と、前記遅延検波復調回路の軟判定値と同期ワード情報とから伝搬状況を監視する回線品質監視部と、前記受信高周波部よりの受信入力レベル情報、前記回線品質監視部からの誤り率情報、前記等化復調回路の同期ワード情報および前記遅延検波復調回路の軟判定値とから伝搬路状況を推定し前記切換回路を制御する伝搬状況推定・切換制御回路とをそなえ、回線品質監視部が遅延検波復調回路の同期ワードの誤り率があらかじめ回線品質の許容限界として設定した閾値以下であると判定した場合、伝搬状況推定・切換制御回路が遅延検波復調回路または等化復調回路の同期ワードの誤り率が小さい復調回路の出力を切換選択し、伝搬状況監視回路が同期ワードの誤り率が前記のあらかじめ回線品質の許容限界として設定した閾値を超えていると判定した場合は、伝搬状況監視回路が、同期ワードの誤り率、受信入力レベル情報、および（または）遅延検波復調回路の軟判定情報にもとづき、遅延検波復調回路または等化復調回路のいずれか一方の出力を切換選択し、受信機出力とすることを特徴とする無線受信機による。 A reception high-frequency unit, an equalization demodulation circuit, a delay detection demodulation circuit, a switching circuit that switches and selects an output of either the equalization demodulation circuit or the delay detection demodulation circuit, and a soft decision of the delay detection demodulation circuit A line quality monitoring unit that monitors the propagation status from the value and the synchronization word information, received input level information from the reception high frequency unit, error rate information from the line quality monitoring unit, synchronization word information of the equalization demodulation circuit, and Providing a propagation state estimation / switching control circuit for estimating a propagation path state from a soft decision value of the delay detection demodulation circuit and controlling the switching circuit, the line quality monitoring unit has an error rate of a synchronization word of the delay detection demodulation circuit If it is determined that the transmission quality estimation / switching control circuit is less than the threshold set in advance as the acceptable limit of the line quality, the error rate of the synchronization word of the delay detection demodulation circuit or equalization demodulation circuit If the propagation status monitoring circuit determines that the error rate of the synchronization word exceeds the threshold set in advance as the allowable limit of the line quality, the propagation status monitoring circuit Based on the word error rate, the received input level information, and / or the soft decision information of the delay detection demodulation circuit, the output of either the delay detection demodulation circuit or the equalization demodulation circuit is switched and selected as the receiver output. By the wireless receiver characterized by this.
本発明の装置では、比較的小規模な回線品質監視回路による誤り率または誤り数と、受信高周波部が監視する受信入力レベルと、軟判定情報とから、マルチパスフェージング発生などの伝搬路状況を推測し、遅延検波復調路と等化復調回路の出力を使い分けることで良好な回線品質を維持できる。 In the apparatus of the present invention, the propagation path condition such as the occurrence of multipath fading is determined from the error rate or number of errors by a relatively small circuit quality monitoring circuit, the reception input level monitored by the reception high-frequency unit, and soft decision information. A good channel quality can be maintained by estimating and using the delay detection demodulation path and the output of the equalization demodulation circuit properly.
本発明の実施例について図面を参照して説明する。なお、本実施例では、同期ワードを含むＡＲＩＢ−ＳＴＤ７９のフレームフォーマットを引用して説明を行なうが、同期ワードを含むフレームフォーマットによる通信方式であれば、他の方式でも適用可能であることを明記しておく。 Embodiments of the present invention will be described with reference to the drawings. In this embodiment, the description will be made with reference to the ARIB-STD79 frame format including the synchronization word. However, it is clearly stated that other systems can be applied as long as the communication format is based on the frame format including the synchronization word. Keep it.
図１は本発明の実施例としての無線受信機のブロック構成図である。図１の無線受信機において、受信入力１００は、受信高周波部１０１にて復調回路の動作に適した周波数並びにレベルへ変換・増幅された後、２分配され、一方は等化復調回路１０２へ、他の一方は遅延検波復調回路１０３へと導かれる。等化復調回路１０２の同期ワードは同期ワード情報１１０として、また、遅延検波復調回路の同期ワードと軟判定情報は同期ワード情報１０８と軟判定情報１０９として、伝搬状況推定・切換制御回路１０５により監視されている。 FIG. 1 is a block diagram of a radio receiver as an embodiment of the present invention. In the radio receiver of FIG. 1, the reception input 100 is converted and amplified to a frequency and level suitable for the operation of the demodulation circuit by the reception high-frequency unit 101, and then divided into two, and one is supplied to the equalization demodulation circuit 102. The other one is led to the delay detection demodulation circuit 103. The propagation word estimation / switching control circuit 105 monitors the synchronization word of the equalization demodulation circuit 102 as synchronization word information 110, and the synchronization word and soft decision information of the delay detection demodulation circuit as synchronization word information 108 and soft decision information 109. Has been.
図２は、回線品質監視回路２０５が、１フレームが４スロットで構成されるフレームフォーマット（ＡＲＩＢ ＳＴＤ−７９）の信号列の第１スロットの誤り率を監視している様子を示す。ここで、監視フレーム設定回路２０４は監視するフレーム数を設定するものであり、この例では連続する３フレームを監視するように設定され、連続する３つのフレーム内の♯１（夫々２０１、２０２、２０３）の同期ワードを監視している。 FIG. 2 shows a state in which the channel quality monitoring circuit 205 monitors the error rate of the first slot of a signal sequence of a frame format (ARIB STD-79) in which one frame is composed of four slots. Here, the monitoring frame setting circuit 204 sets the number of frames to be monitored. In this example, the monitoring frame setting circuit 204 is set to monitor three consecutive frames, and # 1 (201, 202, 203).
図３は、本発明の実施例の受信機が、遅延検波復調回路の出力または等化復調回路の出力のいずれか一方を選択する様子をフローチャートにより示したものである。動作を開始する３０１と、遅延検波復調回路の同期ワードの誤り率（Ｅｇ）の計測３０２と遅延検波復調回路の軟判定値の誤り率（Ｅｆ）の計測３０３を行う。つぎに、Ｅｇの計測結果とあらかじめ設定した閾値（Ｋ１）との大小関係を判定３０４する。Ｅｇ＜Ｋ１の場合は、Ｅｆの計測結果とあらかじめ設定した閾値（Ｋ３）との大小関係を判定３０５する。Ｅｆ＜Ｋ３であれば、当該スロットの遅延検波復調回路の復調出力の同期ワードを正しく検出しているか否かを判定３０６する。判定結果が正常であれば、遅延検波復調回路の出力を選択３０７する。判定結果に異常があれば、当該スロット等化復調回路の復調出力の同期ワードを正しく検出しているか否かを判定３１０するフローへ進む。Ｅｇ≧Ｋ１の場合は、受信入力レベルの確認３０８へと進む。同様に、Ｅｆ≧Ｋ３の場合も、受信入力レベルの確認３０８へと進む。受信入力レベルがあらかじめ設定した閾値（Ｋ２）よりも高いか否かを判定３０９する。判定の結果、受信入力レベル≧Ｋ２の場合は、当該スロットの等化復調回路の復調出力の同期ワードを正しく検出しているか否かの判定３１０へ進む。受信入力レベル＜Ｋ２の場合は、当該スロット等化復調回路の復調出力の同期ワードを正しく検出しているか否かを判定３１０するフローへの進み、判定結果に異常あれば遅延検波復調回路の出力を選択３０７する。判定結果が正常であれば等化復調回路出力を選択する。
このようにして、1スロット毎に遅延検波復調回路と等化復調回路の誤り率の判定がおこなわれ、いずれか一方の復調回路の出力が切換選択される。
FIG. 3 is a flowchart showing how the receiver according to the embodiment of the present invention selects either the output of the delay detection demodulation circuit or the output of the equalization demodulation circuit. When the operation is started 301, the error rate (Eg) measurement 302 of the synchronous word of the delay detection demodulator circuit and the error rate (Ef) 303 of the soft decision value of the delay detection demodulator circuit are performed. Next, the magnitude relationship between the Eg measurement result and a preset threshold value (K1) is determined 304. When Eg <K1, the magnitude relationship between the measurement result of Ef and a preset threshold value (K3) is determined 305. If Ef <K3, it is determined 306 whether or not the synchronization word of the demodulated output of the delay detection demodulating circuit in the slot is correctly detected. If the determination result is normal, the output of the delay detection demodulation circuit is selected 307. If there is an abnormality in the determination result, the flow proceeds to a flow for determining 310 whether or not the synchronization word of the demodulated output of the slot equalizing / demodulating circuit is correctly detected. If Eg ≧ K1, the process proceeds to the reception input level confirmation 308. Similarly, if Ef ≧ K3, the process proceeds to the reception input level confirmation 308. It is determined 309 whether the received input level is higher than a preset threshold value (K2). As a result of the determination, if the received input level ≧ K2, the process proceeds to determination 310 whether or not the synchronization word of the demodulated output of the equalization demodulating circuit of the slot is correctly detected. If the received input level <K2, the process proceeds to a flow for determining 310 whether or not the synchronization word of the demodulated output of the slot equalizing demodulator is correctly detected. If the determination result is abnormal, the output of the delay detection demodulator is detected. Select 307. If the determination result is normal, the equalization demodulation circuit output is selected.
In this way, the error rate of the delay detection demodulation circuit and the equalization demodulation circuit is determined for each slot, and the output of one of the demodulation circuits is switched and selected.
図４は、ＡＲＩＢ ＳＴＤ−７９の制御用物理チャンネルの信号フォーマットの１スロットの内訳を示したものである。上り回線のビット構成４１では同期信号（Ｓｙｎｃｈｒｏｎｉｚａｔｉｏｎ Ｗｏｒｄ：２０ビット）４２が、下り回線のビット構成４３では同期信号（Ｓｙｎｃｈｒｏｎｉｚａｔｉｏｎ Ｗｏｒｄ：２０ビット）４４が誤り率の監視対象となっている。 FIG. 4 shows the breakdown of one slot of the signal format of the control physical channel of ARIB STD-79. In the uplink bit configuration 41, the synchronization signal (Synchronization Word: 20 bits) 42 is the error rate monitoring target, and in the downlink bit configuration 43, the synchronization signal (Synchronization Word: 20 bits) 44 is the monitoring target.
図５は、ＡＲＩＢ ＳＴＤ−７９の通信用物理チャンネルの信号フォーマットの１スロットの内訳を示したものである。上り回線のビット構成５１では同期信号（Ｓｙｎｃｈｒｏｎｉｚａｔｉｏｎ Ｗｏｒｄ：２０ビット）５２、下り回線のビット構成５３では同期信号（Ｓｙｎｃｈｒｏｎｉｚａｔｉｏｎ Ｗｏｒｄ：２０ビット）５４が誤り率または誤り数の監視対象となっている。 FIG. 5 shows the breakdown of one slot of the signal format of the communication physical channel of ARIB STD-79. In the uplink bit configuration 51, the synchronization signal (Synchronization Word: 20 bits) 52 is monitored, and in the downlink bit configuration 53, the synchronization signal (Synchronization Word: 20 bits) 54 is monitored.
図６は、ＡＲＩＢ ＳＴＤ−７９の同期バーストの信号フォーマットの１スロットの内訳を示したものである。上り回線のビット構成６１では同期信号（Ｓｙｎｃｈｒｏｎｉｚａｔｉｏｎ Ｗｏｒｄ：３２ビット）６２が、下り回線のビット構成６３では同期信号（Ｓｙｎｃｈｒｏｎｉｚａｔｉｏｎ Ｗｏｒｄ：３２ビット）６４が誤り率または誤り数の監視対象となっている。
FIG. 6 shows the breakdown of one slot of the ARIB STD-79 synchronous burst signal format. In the uplink bit configuration 61, the synchronization signal (Synchronization Word: 32 bits) 62 is monitored, and in the downlink bit configuration 63, the synchronization signal (Synchronization Word: 32 bits) 64 is monitored.
１００…受信入力、１０１…受信高周波部、１０２…等化復調回路、１０３…遅延検波復調回路、１０４…回線品質監視回路、１０５…伝搬状況推定・切換制御回路、１０６…切換回路、１０７…受信入力レベル情報、１０８…同期ワード情報、１０９…軟判定情報、１１０…同期ワード情報、２０１…第１フレーム、２０２…第２フレーム、２０３…第３フレーム、２０４…監視フレーム設定回路、２０５…回線品質監視回路、２０６…同期ワード情報、２０７…軟判定情報、２０８…同期ワード情報、２０９…軟判定情報、２１０…同期ワード情報、２１１…軟判定情報、２１２…誤り率情報、３０１…開始、３０２…遅延検波復調回路の同期ワード誤り率（Ｅｇ）の計測、２１２…遅延検波復調回路の軟判定値の誤り率（Ｅｆ）の計測、３０４…Ｅｇと閾値（Ｋ１）との大小比較、３０５…Ｅｆと閾値（Ｋ３）の大小比較、３０６…当該スロットの遅延検波復調結果の同期ワードの正検出、３０７…遅延検波復調回路出力の選択、３０８…受信入力レベルの確認、３０９…受信入力レベルと閾値（Ｋ２）の大小比較、３１０…当該スロットの復調結果の同期ワードの正検出、３１１…等化復調回路出力の選択、４１…上り回線フレーム構成、４２…同期ワード、４３…下り回線フレーム構成、４４…同期ワード、５１…上り回線フレーム構成、５２…同期ワード、５３…下り回線フレーム構成、５４…同期ワード、５１…上り回線フレーム構成、６２…同期ワード、６３…下り回線フレーム構成、６４…同期ワード、
DESCRIPTION OF SYMBOLS 100 ... Reception input, 101 ... Reception high frequency part, 102 ... Equalization demodulation circuit, 103 ... Delay detection demodulation circuit, 104 ... Line quality monitoring circuit, 105 ... Propagation condition estimation / switching control circuit, 106 ... Switching circuit, 107 ... Reception Input level information 108... Synchronized word information 109. Soft decision information 110. Synchronized word information 201. First frame 202. Second frame 203 203 Third frame 204 Monitor frame setting circuit 205 Line Quality monitoring circuit, 206 ... synchronization word information, 207 ... soft decision information, 208 ... synchronization word information, 209 ... soft decision information, 210 ... synchronization word information, 211 ... soft decision information, 212 ... error rate information, 301 ... start, 302 ... Measurement of synchronous word error rate (Eg) of delay detection demodulation circuit, 212 ... Measurement of error rate (Ef) of soft decision value of delay detection demodulation circuit 304... Eg and threshold value (K1) size comparison, 305... Ef and threshold value (K3) size comparison, 306... Positive detection of synchronous word of delay detection demodulation result of the slot, 307. 308: Confirmation of received input level, 309: Comparison between received input level and threshold (K2), 310: Positive detection of synchronization word in demodulation result of relevant slot, 311: Selection of equalization demodulation circuit output, 41: Uplink Line frame configuration, 42 ... synchronization word, 43 ... downlink frame configuration, 44 ... synchronization word, 51 ... uplink frame configuration, 52 ... synchronization word, 53 ... downlink frame configuration, 54 ... synchronization word, 51 ... uplink frame Configuration, 62 ... synchronization word, 63 ... downlink frame configuration, 64 ... synchronization word,
Claims (3)
When the line quality monitoring unit determines that the error rate of the synchronization word of the delay detection demodulation circuit is equal to or lower than the threshold set in advance as the allowable limit of the line quality, the propagation state estimation / switching control circuit performs the delay detection demodulation circuit or equalization demodulation. When the output of the demodulator circuit with a small error rate of the synchronization word of the circuit is switched and the propagation status monitoring circuit determines that the error rate of the synchronization word exceeds the threshold set in advance as the allowable limit of the line quality, The propagation status monitoring circuit switches the output of either the delay detection demodulation circuit or the equalization demodulation circuit based on the error rate of the synchronous word, the received input level information, and / or the soft decision information of the delay detection demodulation circuit. The radio receiver according to claim 1, wherein the radio output is selected to be a receiver output.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2008145148A JP5102702B2 (en) | 2008-06-02 | 2008-06-02 | Wireless receiver |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2008145148A JP5102702B2 (en) | 2008-06-02 | 2008-06-02 | Wireless receiver |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2009296072A true JP2009296072A (en) | 2009-12-17 |
| JP5102702B2 JP5102702B2 (en) | 2012-12-19 |
Family
ID=41543903
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2008145148A Active JP5102702B2 (en) | 2008-06-02 | 2008-06-02 | Wireless receiver |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP5102702B2 (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2011078268A1 (en) | 2009-12-25 | 2011-06-30 | サントリーホールディングス株式会社 | Bottle and bottle having content |
Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0697973A (en) * | 1992-09-14 | 1994-04-08 | N T T Idou Tsuushinmou Kk | Radio receiver |
| JPH06164661A (en) * | 1992-11-24 | 1994-06-10 | N T T Idou Tsuushinmou Kk | Radio receiver |
| WO1995010888A1 (en) * | 1993-10-12 | 1995-04-20 | Ntt Mobile Communications Network Inc. | Delay spread sensor and detection switching circuit using it |
| JPH08111696A (en) * | 1994-10-11 | 1996-04-30 | Kyocera Corp | Error rate estimating device |
| JP2000216843A (en) * | 1999-01-22 | 2000-08-04 | Oki Electric Ind Co Ltd | Digital demodulator |
| JP2004048637A (en) * | 2002-05-20 | 2004-02-12 | Mitsubishi Electric Corp | Device and program for switching modulation system of digital radio machine |
| JP2008124661A (en) * | 2006-11-09 | 2008-05-29 | Mitsubishi Electric Corp | Line quality measurement apparatus, base station and terminal |
| JP2009044571A (en) * | 2007-08-10 | 2009-02-26 | Japan Radio Co Ltd | Wireless receiver |
-
2008
- 2008-06-02 JP JP2008145148A patent/JP5102702B2/en active Active
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0697973A (en) * | 1992-09-14 | 1994-04-08 | N T T Idou Tsuushinmou Kk | Radio receiver |
| JPH06164661A (en) * | 1992-11-24 | 1994-06-10 | N T T Idou Tsuushinmou Kk | Radio receiver |
| WO1995010888A1 (en) * | 1993-10-12 | 1995-04-20 | Ntt Mobile Communications Network Inc. | Delay spread sensor and detection switching circuit using it |
| JPH08111696A (en) * | 1994-10-11 | 1996-04-30 | Kyocera Corp | Error rate estimating device |
| JP2000216843A (en) * | 1999-01-22 | 2000-08-04 | Oki Electric Ind Co Ltd | Digital demodulator |
| JP2004048637A (en) * | 2002-05-20 | 2004-02-12 | Mitsubishi Electric Corp | Device and program for switching modulation system of digital radio machine |
| JP2008124661A (en) * | 2006-11-09 | 2008-05-29 | Mitsubishi Electric Corp | Line quality measurement apparatus, base station and terminal |
| JP2009044571A (en) * | 2007-08-10 | 2009-02-26 | Japan Radio Co Ltd | Wireless receiver |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2011078268A1 (en) | 2009-12-25 | 2011-06-30 | サントリーホールディングス株式会社 | Bottle and bottle having content |
Also Published As
| Publication number | Publication date |
|---|---|
| JP5102702B2 (en) | 2012-12-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP1605657A2 (en) | Wireless transmitting device and wireless receiving device | |
| JP2004159284A (en) | Radio communication device and reception system selection method | |
| US8135080B2 (en) | OFDM receiver apparatus having a plurality of receiver circuits and OFDM receiving method | |
| JP2008136132A (en) | Optimum radio communication method with radio frame variable control and radio communication system using the same | |
| JP2007180926A (en) | Mobile terminal and channel compensation method for the mobile terminal | |
| US20100239049A1 (en) | Method of controlling power consumption for a radio receiver | |
| JPWO2007105765A1 (en) | Wireless transmission apparatus and wireless transmission method | |
| TW201840152A (en) | Wireless communication method and wireless communication device | |
| US7995694B2 (en) | Systems and methods for detecting a specific timing from a synchronization channel | |
| US8165238B2 (en) | Bi-directional communication system, communication apparatus, and control method of communication apparatus | |
| US9941914B2 (en) | Receiving device, communication system, and interference detection method | |
| JP5102702B2 (en) | Wireless receiver | |
| JP4387239B2 (en) | Reception quality judgment method and receiving apparatus | |
| JP2009044571A (en) | Wireless receiver | |
| JP5340344B2 (en) | Communication apparatus and communication method | |
| KR20110021149A (en) | Method and apparatus for receiving signal in wireless communication system | |
| US9231792B1 (en) | Adaptive WiGig equalizer | |
| JP2010283758A (en) | Equalizing demodulation switching system | |
| JP4605643B2 (en) | Wireless communication system, transmission apparatus, reception apparatus, transmission method, and reception method | |
| JP4497179B2 (en) | Wireless communication apparatus, program, and wireless communication method | |
| JP6585414B2 (en) | Terminal, communication system and communication method therefor | |
| US20110244803A1 (en) | Wireless communications system and wireless device | |
| JP5423807B2 (en) | Wireless communication system, wireless communication apparatus, and wireless communication method | |
| JP7284843B2 (en) | Decoding acceleration method for communication system, receiving device and non-transitory computer readable medium | |
| JP4910952B2 (en) | Receiver and receiving method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20110530 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20120530 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20120625 |
|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20120822 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20120920 |
|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20120928 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20151005 Year of fee payment: 3 |
|
| R151 | Written notification of patent or utility model registration |
Ref document number: 5102702 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R151 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20151005 Year of fee payment: 3 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |