JP2009212387A5 - - Google Patents

Download PDF

Info

Publication number
JP2009212387A5
JP2009212387A5 JP2008055415A JP2008055415A JP2009212387A5 JP 2009212387 A5 JP2009212387 A5 JP 2009212387A5 JP 2008055415 A JP2008055415 A JP 2008055415A JP 2008055415 A JP2008055415 A JP 2008055415A JP 2009212387 A5 JP2009212387 A5 JP 2009212387A5
Authority
JP
Japan
Prior art keywords
substrate
semiconductor layer
semiconductor
manufacturing
thru
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP2008055415A
Other languages
Japanese (ja)
Other versions
JP2009212387A (en
Filing date
Publication date
Application filed filed Critical
Priority to JP2008055415A priority Critical patent/JP2009212387A/en
Priority claimed from JP2008055415A external-priority patent/JP2009212387A/en
Publication of JP2009212387A publication Critical patent/JP2009212387A/en
Publication of JP2009212387A5 publication Critical patent/JP2009212387A5/ja
Withdrawn legal-status Critical Current

Links

Claims (10)

ボンド基板の一表面上に第1の絶縁層を形成し、
前記ボンド基板の一表面からイオンを照射して第1の損傷領域を形成し、
第1のベース基板と前記第1の絶縁層の表面とを接触させて、前記第1のベース基板と前記ボンド基板を貼り合わせ、
第1の加熱処理を施すことにより、前記第1の損傷領域において前記ボンド基板を分離して前記第1のベース基板上に第1の半導体層を形成し、
前記第1の半導体層の表面を平坦化し、
前記第1の半導体層の一表面上に第2の絶縁層を形成し、
前記第1の半導体層の一表面からイオンを照射して第2の損傷領域を形成し、
第2のベース基板と前記第2の絶縁層の表面とを接触させて、前記第2のベース基板と前記第1の半導体層を貼り合わせ、
第2の加熱処理を施すことにより、前記第2の損傷領域において前記第1の半導体層を分離して前記第1のベース基板上に第2の半導体層を形成し、前記第2のベース基板上に第3の半導体層を形成することを特徴とする半導体基板の作製方法。
Forming a first insulating layer on one surface of the bond substrate;
Irradiating ions from one surface of the bond substrate to form a first damaged region;
Bringing the first base substrate and the surface of the first insulating layer into contact with each other, and bonding the first base substrate and the bond substrate;
Performing a first heat treatment to separate the bond substrate in the first damaged region to form a first semiconductor layer on the first base substrate;
Planarizing the surface of the first semiconductor layer;
Forming a second insulating layer on one surface of the first semiconductor layer;
Irradiating ions from one surface of the first semiconductor layer to form a second damaged region;
Bringing the second base substrate and the surface of the second insulating layer into contact with each other, and bonding the second base substrate and the first semiconductor layer together;
By performing the second heat treatment, the first semiconductor layer is separated in the second damaged region to form a second semiconductor layer on the first base substrate, and the second base substrate A method for manufacturing a semiconductor substrate, comprising forming a third semiconductor layer thereon.
請求項1において、
前記分離されたボンド基板の表面を平坦化することで、前記ボンド基板を再利用することを特徴とする半導体基板の作製方法。
In claim 1,
Wherein the separated bonded surface of the substrate by flattening method for manufacturing a semiconductor substrate, which comprises reusing the bond substrate.
請求項1又は2において、
前記ボンド基板の一表面から照射されるイオンは、Hを主成分として含むことを特徴とする半導体基板の作製方法。
In claim 1 or 2 ,
Ions irradiated from one surface of the bond substrate contain H + as a main component, and a method for manufacturing a semiconductor substrate.
請求項1乃至のいずれか一において、
前記第1の半導体層の一表面から照射されるイオンは、H を主成分として含むことを特徴とする半導体基板の作製方法。
In any one of Claims 1 thru | or 3 ,
Ions irradiated from one surface of the first semiconductor layer contain H 3 + as a main component, and a method for manufacturing a semiconductor substrate.
請求項1乃至のいずれか一において、
前記第1の半導体層の表面の平坦化、又は前記分離されたボンド基板の表面の平坦化は、エッチング処理、レーザ光の照射処理、加熱処理、及び研磨処理のいずれかを用いて行われることを特徴とする半導体基板の作製方法。
In any one of Claims 1 thru | or 4 ,
The planarization of the surface of the first semiconductor layer or the planarization of the surface of the separated bond substrate is performed using any one of etching treatment, laser light irradiation treatment, heat treatment, and polishing treatment. A manufacturing method of a semiconductor substrate characterized by the above.
請求項1乃至5のいずれか一において、In any one of Claims 1 thru | or 5,
前記第2の半導体層の表面を平坦化することを特徴とする半導体基板の作製方法。A method for manufacturing a semiconductor substrate, wherein the surface of the second semiconductor layer is planarized.
請求項1乃至6のいずれか一において、In any one of Claims 1 thru | or 6,
前記第3の半導体層の表面を平坦化することを特徴とする半導体基板の作製方法。A method for manufacturing a semiconductor substrate, comprising planarizing a surface of the third semiconductor layer.
請求項6又は7において、In claim 6 or 7,
前記第2の半導体層の表面の平坦化、又は前記第3の半導体層の表面の平坦化は、エッチング処理、レーザ光の照射処理、加熱処理、及び研磨処理のいずれかを用いて行われることを特徴とする半導体基板の作製方法。The planarization of the surface of the second semiconductor layer or the planarization of the surface of the third semiconductor layer is performed using any one of etching treatment, laser light irradiation treatment, heat treatment, and polishing treatment. A manufacturing method of a semiconductor substrate characterized by the above.
請求項1乃至のいずれか一において、
前記第2の半導体層又は前記第3の半導体層を用いて複数の半導体基板を作製することを特徴とする半導体基板の作製方法。
In any one of Claims 1 thru | or 8 ,
A method for manufacturing a semiconductor substrate, wherein a plurality of semiconductor substrates are manufactured using the second semiconductor layer or the third semiconductor layer.
請求項1乃至9のいずれか一において、In any one of Claims 1 thru | or 9,
前記イオンはイオン注入装置又はイオンドーピング装置を用いて照射されることを特徴とする半導体基板の作製方法。A method for manufacturing a semiconductor substrate, wherein the ions are irradiated using an ion implantation apparatus or an ion doping apparatus.
JP2008055415A 2008-03-05 2008-03-05 Method of manufacturing semiconductor substrate Withdrawn JP2009212387A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2008055415A JP2009212387A (en) 2008-03-05 2008-03-05 Method of manufacturing semiconductor substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2008055415A JP2009212387A (en) 2008-03-05 2008-03-05 Method of manufacturing semiconductor substrate

Publications (2)

Publication Number Publication Date
JP2009212387A JP2009212387A (en) 2009-09-17
JP2009212387A5 true JP2009212387A5 (en) 2011-03-31

Family

ID=41185231

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2008055415A Withdrawn JP2009212387A (en) 2008-03-05 2008-03-05 Method of manufacturing semiconductor substrate

Country Status (1)

Country Link
JP (1) JP2009212387A (en)

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2816445B1 (en) * 2000-11-06 2003-07-25 Commissariat Energie Atomique METHOD FOR MANUFACTURING A STACKED STRUCTURE COMPRISING A THIN LAYER ADHERING TO A TARGET SUBSTRATE
FR2855909B1 (en) * 2003-06-06 2005-08-26 Soitec Silicon On Insulator PROCESS FOR THE CONCURRENT PRODUCTION OF AT LEAST ONE PAIR OF STRUCTURES COMPRISING AT LEAST ONE USEFUL LAYER REPORTED ON A SUBSTRATE
JP2006303201A (en) * 2005-04-21 2006-11-02 Sumco Corp Process for producing soi substrate
JP4715470B2 (en) * 2005-11-28 2011-07-06 株式会社Sumco Release wafer reclaim processing method and release wafer regenerated by this method
US20070281440A1 (en) * 2006-05-31 2007-12-06 Jeffrey Scott Cites Producing SOI structure using ion shower

Similar Documents

Publication Publication Date Title
JP2009260314A5 (en)
JP2008311621A5 (en)
JP2009111363A5 (en)
JP2009135434A5 (en)
KR101145074B1 (en) Method for fabricating a semiconductor substrate and Method for fabricating a semiconductor device by using the same
JP2009260295A5 (en) Method of manufacturing semiconductor substrate
JP2009135469A5 (en)
JP2009158937A5 (en)
JP2010109353A5 (en)
JP2009111362A5 (en)
JP2009010365A5 (en)
JP2008306166A5 (en)
JP2010034535A5 (en)
JP2009212503A5 (en)
JP2010016356A5 (en)
TWI549172B (en) Wafer grinding method
JP2009135472A5 (en)
JP2012054540A5 (en) Method of manufacturing SOI substrate
TW201511104A (en) Laminated wafer processing method
JP2009044142A5 (en)
JP2009200480A5 (en)
JP2012119669A5 (en)
JP2010251724A5 (en)
TW200618093A (en) Method for manufacturing semiconductor device
SG160302A1 (en) Method for manufacturing semiconductor substrate