JP2009123809A - Method of manufacturing semiconductor device - Google Patents

Method of manufacturing semiconductor device Download PDF

Info

Publication number
JP2009123809A
JP2009123809A JP2007294215A JP2007294215A JP2009123809A JP 2009123809 A JP2009123809 A JP 2009123809A JP 2007294215 A JP2007294215 A JP 2007294215A JP 2007294215 A JP2007294215 A JP 2007294215A JP 2009123809 A JP2009123809 A JP 2009123809A
Authority
JP
Japan
Prior art keywords
semiconductor wafer
protective resin
groove
semiconductor
vaporizable substance
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2007294215A
Other languages
Japanese (ja)
Inventor
Hideto Onishi
秀人 大西
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sanken Electric Co Ltd
Original Assignee
Sanken Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sanken Electric Co Ltd filed Critical Sanken Electric Co Ltd
Priority to JP2007294215A priority Critical patent/JP2009123809A/en
Publication of JP2009123809A publication Critical patent/JP2009123809A/en
Pending legal-status Critical Current

Links

Images

Abstract

<P>PROBLEM TO BE SOLVED: To favorably form a protection film to a side surface of a thin semiconductor chip by a grinding process. <P>SOLUTION: A plurality of channels (4) are formed in the shape of a lattice to one principal plane (1a) of a semiconductor wafer (1), a thermally-vaporizing substance (5) vaporized by heat treatment is supplied to a part of the channel (4), and thereafter a protection resin (6) is supplied to fill the channel (4) on the thermally vaporizing substance (5). Next, after the thermally vaporizing substance (5) is vaporized by heating the semiconductor wafer (1) to form a cavity (7) in the lower channel (4) of the protection resin (6), the other principal plane (1b) of the semiconductor wafer (1) is ground by a grinder (10) until the grinding surface reaches the cavity (7). Thereafter, the protection resin (6) is cut along the center of the protection resin (6) to divide the wafer into a plurality of semiconductor chips (3) covered with the protection resin (6) at the side surface (3c). <P>COPYRIGHT: (C)2009,JPO&INPIT

Description

本発明は、研削加工により薄型化する半導体チップの側面に保護膜を良好に形成できる半導体装置の製法に関する。   The present invention relates to a method for manufacturing a semiconductor device in which a protective film can be favorably formed on a side surface of a semiconductor chip that is thinned by grinding.

例えば、薄型の半導体チップの側面に保護膜を形成する従来の半導体装置の製法は、図1に示すように半導体ウェーハ(1)の一方の主面(1a)に区画線(D)に沿って複数の溝(4)をダイサ等により格子状に形成した後、図9に示すようにディスペンス法又はスクリーン印刷法等で複数の溝(4)内に保護樹脂(6)を充填する。例えば400μm程度の厚さの半導体ウェーハ(1)に対して、底部(4a)の幅が150μm程度で側壁部(4c)の深さが200μm程度の溝(4)が形成される。保護樹脂(6)は、例えばシリコーン樹脂等のシロキサン系樹脂又はポリイミド樹脂等の熱硬化性樹脂が使用される。次に、図9に示す状態の半導体ウェーハ(1)をクリーンオーブン等に搬入して複数の溝(4)内の保護樹脂(6)を加熱硬化させた後、半導体ウェーハ(1)を反転させて、図10に示すように溝(4)を含む半導体ウェーハ(1)の一方の主面(1a)に保持体としての保持テープ(2)を貼着する。その後、図10に示すように、駆動装置(11)に連結された研削砥石等の研削装置(10)により、保護樹脂(6)が露出する程度の研削面(G)に達するまで半導体ウェーハ(1)の他方の主面(1b)を均一に研削する。最後に、保護樹脂(6)の中央に沿って切断すれば、保護樹脂(6)で側面(3c)を保護樹脂(6)で被覆した複数の薄型の半導体チップ(3)が得られる。側面を保護樹脂で被覆する半導体装置の製造方法は、例えば下記の特許文献1に開示されている。   For example, in the conventional method of manufacturing a semiconductor device in which a protective film is formed on the side surface of a thin semiconductor chip, a main surface (1a) of a semiconductor wafer (1) is formed along a partition line (D) as shown in FIG. After the plurality of grooves (4) are formed in a lattice shape by a dicer or the like, the protective resin (6) is filled into the plurality of grooves (4) by a dispensing method or a screen printing method as shown in FIG. For example, a groove (4) having a bottom (4a) width of about 150 μm and a side wall (4c) depth of about 200 μm is formed on a semiconductor wafer (1) having a thickness of about 400 μm. As the protective resin (6), for example, a siloxane resin such as a silicone resin or a thermosetting resin such as a polyimide resin is used. Next, the semiconductor wafer (1) in the state shown in FIG. 9 is carried into a clean oven or the like, the protective resin (6) in the plurality of grooves (4) is heated and cured, and then the semiconductor wafer (1) is inverted. Then, as shown in FIG. 10, a holding tape (2) as a holding body is attached to one main surface (1a) of the semiconductor wafer (1) including the groove (4). Then, as shown in FIG. 10, the semiconductor wafer (until the grinding surface (G) at which the protective resin (6) is exposed is reached by a grinding device (10) such as a grinding wheel connected to the drive device (11). The other main surface (1b) of 1) is ground uniformly. Finally, by cutting along the center of the protective resin (6), a plurality of thin semiconductor chips (3) whose side surfaces (3c) are covered with the protective resin (6) with the protective resin (6) can be obtained. A method for manufacturing a semiconductor device whose side surfaces are covered with a protective resin is disclosed, for example, in Patent Document 1 below.

特開2006−32598公報JP 2006-32598 A

上記の特許文献1の半導体装置の製法は、半導体ウェーハの主面上で複数のチップ領域に区画する分割領域に溝を形成し、その溝内を酸化シリコン膜で埋め込んだ状態で半導体ウェーハの主面にウェハ補強粘着テープ及びカバー粘着テープを貼着して半導体ウェーハを補強し、その状態で半導体ウェーハの主面とは反対側の裏面を研削することにより半導体ウェーハを薄型化し、その後に溝内に酸化シリコン膜が埋め込まれた状態で種々の熱処理を行う。特許文献1によれば、ウェハ状の半導体ウェーハにひび割れ、欠損又は反りを発生させずに、薄型の半導体チップを良好に製造することができる。   In the manufacturing method of the semiconductor device described in Patent Document 1, a groove is formed in a divided region partitioned into a plurality of chip regions on the main surface of the semiconductor wafer, and the semiconductor wafer is filled with a silicon oxide film in the groove. Wafer reinforcement adhesive tape and cover adhesive tape are attached to the surface to reinforce the semiconductor wafer, and in that state, the back surface opposite to the main surface of the semiconductor wafer is ground to reduce the thickness of the semiconductor wafer, and then into the groove Various heat treatments are performed in a state where the silicon oxide film is embedded. According to Patent Document 1, a thin semiconductor chip can be satisfactorily manufactured without causing cracks, defects or warpage in a wafer-like semiconductor wafer.

ところで、上記の従来の半導体装置の製法では、半導体ウェーハ(1)の溝(4)内に充填する保護樹脂(6)に要求される物性として、研削装置(10)による研削加工後に、保護樹脂(6)からの応力により、半導体ウェーハ(1)に反りが生じ又は保護樹脂(6)にクラック(亀裂)が発生する等の問題を回避するため、例えばショアー(Shore)A硬度の小さく柔軟性の高い樹脂を使用する必要がある。しかしながら、半導体ウェーハ(1)の溝(4)内に柔軟性の高い保護樹脂(6)を充填して、研削装置(10)により半導体ウェーハ(1)と保護樹脂(6)を同時に研削すると、保護樹脂(6)に研削装置(10)が接触する際に、保護樹脂(6)に大きな引張応力が発生するため、研削加工後に保護樹脂(6)が損傷を受けたり、更に重度の場合には、図11に示すように、溝(4)から保護樹脂(6)が掻き出され、半導体チップ(3)の側面(3c)が露出する問題があった。例えば、硬化後のショアーA硬度が15以下で、引張り強度が5.0×105Pa以下程度の保護樹脂(6)であれば、研削装置(10)を自転しながら0.3〜0.5μm/s程度の速度で水平移動させて半導体ウェーハ(1)と保護樹脂(6)を同時に研削する場合、略全ての保護樹脂(6)が溝(4)から掻き出される。よって、研削加工により半導体ウェーハ(1)を薄型化すると共に複数の半導体チップ(3)の領域に分割する従来の製法では、薄型化する各半導体チップ(3)の側面(3c)に保護樹脂(6)を十分に付着させて保護膜を良好に形成することは困難であった。 By the way, in the above-described conventional method for manufacturing a semiconductor device, as a physical property required for the protective resin (6) to be filled in the groove (4) of the semiconductor wafer (1), the protective resin is used after grinding by the grinding device (10). To avoid problems such as warping of the semiconductor wafer (1) or cracking of the protective resin (6) due to stress from (6), for example, Shore A hardness is small and flexible. It is necessary to use a high resin. However, filling the groove (4) of the semiconductor wafer (1) with a highly flexible protective resin (6) and grinding the semiconductor wafer (1) and the protective resin (6) at the same time with the grinding device (10), When the grinding device (10) comes into contact with the protective resin (6), a large tensile stress is generated on the protective resin (6), so that the protective resin (6) is damaged after grinding or is severe. As shown in FIG. 11, there is a problem that the protective resin (6) is scraped from the groove (4) and the side surface (3c) of the semiconductor chip (3) is exposed. For example, when the Shore A hardness after curing is 15 or less and the protective resin (6) has a tensile strength of about 5.0 × 10 5 Pa or less, the grinding device (10) rotates while rotating 0.3 to 0.3. When the semiconductor wafer (1) and the protective resin (6) are ground simultaneously by moving horizontally at a speed of about 5 μm / s, almost all of the protective resin (6) is scraped out of the groove (4). Therefore, in the conventional manufacturing method in which the semiconductor wafer (1) is thinned by grinding and divided into regions of a plurality of semiconductor chips (3), a protective resin (on the side surface (3c) of each semiconductor chip (3) to be thinned ( It was difficult to satisfactorily form a protective film by sufficiently attaching 6).

そこで、本発明は、研削加工により薄型化する半導体チップの側面に保護膜を良好に形成することができる半導体装置の製法を提供することを目的とする。   Therefore, an object of the present invention is to provide a method for manufacturing a semiconductor device, in which a protective film can be favorably formed on the side surface of a semiconductor chip that is thinned by grinding.

本発明による半導体装置の製法は、半導体ウェーハ(1)の一方の主面(1a)に複数の溝(4)を格子状に形成する工程と、加熱により気化する熱気化性物質(5)を溝(4)の一部に供給する工程と、熱気化性物質(5)の上から溝(4)内に保護樹脂(6)を充填する工程と、半導体ウェーハ(1)を加熱することにより熱気化性物質(5)を気化させて保護樹脂(6)の下方の溝(4)内に空洞部(7)を形成する工程と、空洞部(7)に達するまで半導体ウェーハ(1)の他方の主面(1b)を研削する工程と、保護樹脂(6)の中央に沿って保護樹脂(6)を切断して保護樹脂(6)により側面(3c)が夫々被覆された複数の半導体チップ(3)に分割する工程とを含む。   The method of manufacturing a semiconductor device according to the present invention includes a step of forming a plurality of grooves (4) in a lattice shape on one main surface (1a) of a semiconductor wafer (1), and a thermally vaporizable substance (5) that is vaporized by heating. By supplying a part of the groove (4), filling the groove (4) with a protective resin (6) from above the thermally vaporizable substance (5), and heating the semiconductor wafer (1) Vaporizing the thermally vaporizable substance (5) to form a cavity (7) in the groove (4) below the protective resin (6); and until the cavity (7) is reached, the semiconductor wafer (1) A step of grinding the other main surface (1b), and a plurality of semiconductors in which the protective resin (6) is cut along the center of the protective resin (6) and the side surfaces (3c) are respectively covered with the protective resin (6) Dividing the chip (3).

半導体ウェーハ(1)の一方の主面(1a)に形成した溝(4)内に熱気化性物質(5)を供給した後、熱気化性物質(5)の上から溝(4)内に保護樹脂(6)を充填する。その後、半導体ウェーハ(1)を加熱すると、溝(4)の底部(4a)の熱気化性物質(5)が気化して空洞部(7)が形成された後に又は空洞部(7)を形成すると同時に、保護樹脂(6)が硬化する。この状態で、溝(4)内の保護樹脂(6)と隣り合う空洞部(7)に研削面が達するまで、半導体ウェーハ(1)の他方の主面(1b)を均一に研削すれば、研削装置(10)により保護樹脂(6)が損傷を受けず又は掻き出されずに、溝(4)内に保護樹脂(6)を保持することができる。その後、保護樹脂(6)を中央に沿って切断すれば、保護樹脂(6)で側面(3c)が被覆された複数の半導体チップ(3)を得ることができる。   After supplying the thermally vaporizable substance (5) into the groove (4) formed on one main surface (1a) of the semiconductor wafer (1), the heat vaporizable substance (5) is placed into the groove (4) from above. Fill with protective resin (6). After that, when the semiconductor wafer (1) is heated, the thermally vaporizable substance (5) at the bottom (4a) of the groove (4) is vaporized to form the cavity (7) or the cavity (7) is formed. At the same time, the protective resin (6) is cured. In this state, until the grinding surface reaches the cavity (7) adjacent to the protective resin (6) in the groove (4), if the other main surface (1b) of the semiconductor wafer (1) is uniformly ground, The protective resin (6) can be held in the groove (4) without being damaged or scraped off by the grinding device (10). Thereafter, if the protective resin (6) is cut along the center, a plurality of semiconductor chips (3) whose side surfaces (3c) are covered with the protective resin (6) can be obtained.

本発明では、研削加工により半導体ウェーハを薄型化してダイシング等により複数の半導体チップに分割する際に、薄型の各半導体チップの側面に十分な厚さの保護樹脂を付着させると共に、研削時に保護樹脂が損傷を受けず、製造歩留まりの高い信頼性のある半導体装置を製造することができる。   In the present invention, when a semiconductor wafer is thinned by grinding and divided into a plurality of semiconductor chips by dicing or the like, a protective resin having a sufficient thickness is attached to the side surface of each thin semiconductor chip and the protective resin is ground during grinding. Thus, a highly reliable semiconductor device with a high manufacturing yield can be manufactured.

以下、本発明による半導体装置の製法の実施の形態を図1〜図8について説明する。但し、図1〜図8では、図9〜図11に示す箇所と実質的に同一の部分には同一の符号を付して、その説明を省略する。   Hereinafter, an embodiment of a method of manufacturing a semiconductor device according to the present invention will be described with reference to FIGS. However, in FIGS. 1-8, the same code | symbol is attached | subjected to the part substantially the same as the location shown in FIGS. 9-11, and the description is abbreviate | omitted.

本実施の形態の半導体装置の製法では、まず、図2に示すように、不純物拡散やエピタキシャル成長等により、第1の導電型の第1の半導体領域としての高不純物濃度のN+型半導体領域、第3の導電型の第3の半導体領域としての低不純物濃度のN−型半導体領域及び第1の導電型とは異なる第2の導電型の第2の半導体領域としての高不純物濃度のP+型半導体領域を順次積層して成るシリコン単結晶基板から構成される図1に示す円板状の半導体ウェーハ(1)を用意する。周知のように、図1の半導体ウェーハ(1)は、後に、ダイシングにより多数の半導体チップ(3)に分割される。本実施の形態では、一般的なPN接合型のダイオードの構造として半導体チップ(3)を示すが、本発明は、ダイオードに限定されず、トランジスタ、サイリスタ、トライアック(TRIAC)等他の種々の半導体装置の製造に適用することができる。   In the method of manufacturing the semiconductor device of the present embodiment, first, as shown in FIG. 2, a high impurity concentration N + type semiconductor region as the first semiconductor region of the first conductivity type is formed by impurity diffusion, epitaxial growth, or the like. A low impurity concentration N− type semiconductor region as a third conductivity type third semiconductor region and a high impurity concentration P + type semiconductor as a second conductivity type second semiconductor region different from the first conductivity type A disk-shaped semiconductor wafer (1) shown in FIG. 1 composed of a silicon single crystal substrate formed by sequentially stacking regions is prepared. As is well known, the semiconductor wafer (1) of FIG. 1 is later divided into a large number of semiconductor chips (3) by dicing. In the present embodiment, the semiconductor chip (3) is shown as a general PN junction type diode structure, but the present invention is not limited to the diode, and other various semiconductors such as a transistor, a thyristor, a triac (TRIAC), etc. It can be applied to the manufacture of devices.

続いて、図2に示すように、半導体ウェーハ(1)の一方の主面(1a)から、図1に示す格子状の区画線(D)に沿ってダイサ等により半導体ウェーハ(1)を切削し、格子状の溝(4)を半導体ウェーハ(1)に形成する。本実施の形態では、ダイサによるダイシングとウェットエッチングにより、例えば400μm程度の厚さの半導体ウェーハ(1)に対して、底部(4a)の幅が150μm〜200μm程度で側壁部(4c)の深さが200μm程度の溝(4)を形成する。このように、半導体ウェーハ(1)の一方の主面(1a)に格子状の溝(4)を形成するので、半導体ウェーハ(1)が溝(4)を挟んで複数個の半導体チップ(3)の領域に区画される。   Subsequently, as shown in FIG. 2, the semiconductor wafer (1) is cut from one main surface (1a) of the semiconductor wafer (1) by a dicer or the like along the grid-like partition lines (D) shown in FIG. Then, lattice-like grooves (4) are formed in the semiconductor wafer (1). In the present embodiment, the width of the bottom portion (4a) is about 150 μm to 200 μm and the depth of the side wall portion (4c) with respect to the semiconductor wafer (1) having a thickness of about 400 μm, for example, by dicing with a dicer and wet etching. Forms a groove (4) of about 200 μm. Thus, since the lattice-like groove (4) is formed on one main surface (1a) of the semiconductor wafer (1), the semiconductor wafer (1) has a plurality of semiconductor chips (3 ).

次に、図3に示すように、ディスペンサやスクリーン印刷を使用して溝(4)の底部(4a)に熱気化性物質(5)を塗布する。加熱により気化する熱気化性物質(5)は、標準状態、例えば、197℃の沸点を有する常温で液状のポリエチレングリコール(PEG)が使用される。液状の熱気化性物質(5)を溝(4)の底部(4a)に塗布すると、熱気化性物質(5)の上面に作用する表面張力により、熱気化性物質(5)の上方に凸部(5a)が形成される。   Next, as shown in FIG. 3, the heat vaporizable substance (5) is applied to the bottom (4a) of the groove (4) using a dispenser or screen printing. As the heat vaporizable substance (5) which is vaporized by heating, polyethylene glycol (PEG) which is liquid at normal temperature having a boiling point of 197 ° C. is used. When the liquid heat-evaporable substance (5) is applied to the bottom (4a) of the groove (4), it protrudes above the heat-evaporable substance (5) due to the surface tension acting on the upper surface of the heat-evaporable substance (5). A part (5a) is formed.

続いて、図4に示すように、ディスペンサやスクリーン印刷を使用して熱気化性物質(5)の上方から溝(4)内に液状の保護樹脂(6)を充填する。保護樹脂(6)は、熱硬化性を有するシリコーン樹脂又はポリイミド樹脂が使用され、例えば、硬化温度は150℃程度で、300℃以上の耐熱性を有するシリコーン樹脂が好ましい。熱気化性物質(5)の上方から溝(4)内に液状の保護樹脂(6)を充填すると、熱気化性物質(5)の凸部(5a)に接する保護樹脂(6)の下方に図5に示す凹部(6a)が形成される。   Subsequently, as shown in FIG. 4, a liquid protective resin (6) is filled into the groove (4) from above the thermally vaporizable substance (5) using a dispenser or screen printing. As the protective resin (6), a thermosetting silicone resin or a polyimide resin is used. For example, a curing temperature is about 150 ° C., and a silicone resin having a heat resistance of 300 ° C. or more is preferable. When the liquid protective resin (6) is filled into the groove (4) from above the thermally vaporizable substance (5), it is below the protective resin (6) in contact with the convex part (5a) of the thermally vaporizable substance (5). The recess (6a) shown in FIG. 5 is formed.

その後、図5に示すように、図示しないクリーンオーブン等の加熱装置内に半導体ウェーハ(1)を搬入し、150℃程度の温度で1時間加熱して、溝(4)内の保護樹脂(6)を硬化させる。保護樹脂(6)の硬化後、更に200℃前後まで昇温して熱気化性物質(5)を全て気化させると、保護樹脂(6)の凹部(6a)より下方の溝(4)内に空洞部(7)が形成される。   After that, as shown in FIG. 5, the semiconductor wafer (1) is carried into a heating device such as a clean oven (not shown) and heated at a temperature of about 150 ° C. for 1 hour to protect the protective resin (6 in the groove (4)). ) Is cured. After curing of the protective resin (6), when the temperature is further raised to around 200 ° C. to completely vaporize the thermally vaporizable substance (5), the protective resin (6) enters the groove (4) below the recess (6a). A cavity (7) is formed.

溝(4)内に空洞部(7)を形成した後、図6に示すように、半導体ウェーハ(1)を反転させ、溝(4)を含む半導体ウェーハ(1)の一方の主面(1a)に弾力性を有する保持体としての保持テープ(2)を貼着する。保持テープ(2)は、弾力性を有する樹脂から成るテープ材又はフィルム材が使用され、溝(4)を含む半導体ウェーハ(1)の一方の主面(1a)に対向する接着面には粘着剤が塗布される。   After forming the cavity (7) in the groove (4), as shown in FIG. 6, the semiconductor wafer (1) is inverted, and one main surface (1a) of the semiconductor wafer (1) including the groove (4) is formed. ) Is attached with a holding tape (2) as a holding body having elasticity. As the holding tape (2), a tape material or a film material made of a resin having elasticity is used, and an adhesive surface facing the one main surface (1a) of the semiconductor wafer (1) including the groove (4) is adhered. The agent is applied.

次に、図6に示すように、駆動装置(11)に連結された研削装置(10)を自転しながら水平方向に半導体ウェーハ(1)の他方の主面(1b)上を移動させて、溝(4)内に充填された保護樹脂(6)の凹部(6a)の周縁部(6b)に接する研削面(G)に達するまで、半導体ウェーハ(1)の他方の主面(1b)を均一に研削する。これにより、図7に示すように、半導体ウェーハ(1)の他方の主面(1b)側のN+型半導体領域が研削されて薄型化されると共に、溝(4)内の保護樹脂(6)を挟んで隣り合う複数の半導体チップ(3)に分割される。   Next, as shown in FIG. 6, the grinding device (10) connected to the driving device (11) is moved on the other main surface (1b) of the semiconductor wafer (1) in the horizontal direction while rotating. Rotate the other main surface (1b) of the semiconductor wafer (1) until it reaches the grinding surface (G) that contacts the peripheral edge (6b) of the recess (6a) of the protective resin (6) filled in the groove (4). Grind uniformly. Thereby, as shown in FIG. 7, the N + type semiconductor region on the other main surface (1b) side of the semiconductor wafer (1) is ground and thinned, and the protective resin (6) in the groove (4) is obtained. Is divided into a plurality of adjacent semiconductor chips (3).

その後、図7に示す保護樹脂(6)を中央線(C)に沿って切断し、保持テープ(2)を水平方向に引張って拡張させると、複数の半導体チップ(3)間に大きな間隙が形成される。この状態で、分割された各半導体チップ(3)をコレット等により吸着して保持テープ(2)から除去すれば、保護樹脂(6)で側面(3c)が被覆された複数の薄型の半導体チップ(3)が得られる。   After that, when the protective resin (6) shown in FIG. 7 is cut along the center line (C) and the holding tape (2) is pulled and expanded in the horizontal direction, a large gap is formed between the plurality of semiconductor chips (3). It is formed. In this state, if the divided semiconductor chips (3) are adsorbed by a collet or the like and removed from the holding tape (2), a plurality of thin semiconductor chips whose side surfaces (3c) are covered with the protective resin (6) (3) is obtained.

本実施の形態では、半導体ウェーハ(1)の一方の主面(1a)に形成した溝(4)内に加熱により気化する熱気化性物質(5)を供給した後、熱気化性物質(5)の上から溝(4)内に熱硬化性の保護樹脂(6)を充填する。その後、半導体ウェーハ(1)を150℃程度で1時間加熱して溝(4)内の保護樹脂(6)を硬化させ、更に200℃前後まで昇温すると、溝(4)の底部(4a)の熱気化性物質(5)が全て気化して空洞部(7)が形成される。この状態で、保護樹脂(6)の凹部(6a)の周縁部(6b)に接する研削面(G)に達するまで、半導体ウェーハ(1)の他方の主面(1b)を均一に研削すれば、研削装置(10)により保護樹脂(6)を損傷せず又は掻き出さずに、溝(4)内に保護樹脂(6)を保持することができる。その後、保護樹脂(6)を中央線(C)に沿って切断して半導体ウェーハ(1)を複数の半導体チップ(3)に分割し、分割された各半導体チップ(3)を保持テープ(2)から除去すれば、保護樹脂(6)で側面(3c)が被覆された複数の薄型の半導体チップ(3)を得ることができる。したがって、研削加工により半導体ウェーハ(1)を薄型化して、ダイシングにより複数の半導体チップ(3)に分割する際に、薄型の各半導体チップ(3)の側面(3c)に十分な又は必要な厚さの保護樹脂(6)を付着させて保護膜を形成することができる。また、半導体ウェーハ(1)の他方の主面(1b)を研削装置(10)により研削して複数の半導体チップ(3)の領域に分割する際に、保持テープ(2)上に各半導体チップ(3)が粘着力により確実に保持されるので、各半導体チップ(3)が研削装置(10)に接触する際に飛散しない。更に、弾力性を有する保持テープ(2)を水平方向に引張って拡張させる際に、各半導体チップ(3)間に大きな間隙が形成されるので、分割された各半導体チップ(3)をコレット等により容易に吸着し、保持テープ(2)上から除去して容易に移動することができる。   In the present embodiment, after supplying the thermally vaporizable substance (5) vaporized by heating into the groove (4) formed on one main surface (1a) of the semiconductor wafer (1), the thermally vaporizable substance (5 The thermosetting protective resin (6) is filled into the groove (4) from above. Thereafter, the semiconductor wafer (1) is heated at about 150 ° C. for 1 hour to cure the protective resin (6) in the groove (4), and further heated to about 200 ° C., the bottom (4a) of the groove (4) All of the thermally vaporizable substance (5) is vaporized to form the cavity (7). In this state, the other main surface (1b) of the semiconductor wafer (1) is uniformly ground until it reaches the grinding surface (G) that contacts the peripheral edge (6b) of the recess (6a) of the protective resin (6). The protective resin (6) can be held in the groove (4) without damaging or scraping the protective resin (6) by the grinding device (10). Thereafter, the protective resin (6) is cut along the center line (C) to divide the semiconductor wafer (1) into a plurality of semiconductor chips (3), and the divided semiconductor chips (3) are held on the holding tape (2 ), A plurality of thin semiconductor chips (3) whose side surfaces (3c) are covered with the protective resin (6) can be obtained. Therefore, when the semiconductor wafer (1) is thinned by grinding and divided into a plurality of semiconductor chips (3) by dicing, a thickness sufficient or necessary for the side surface (3c) of each thin semiconductor chip (3) A protective film (6) can be adhered to form a protective film. Further, when the other main surface (1b) of the semiconductor wafer (1) is ground by the grinding device (10) and divided into regions of a plurality of semiconductor chips (3), each semiconductor chip is placed on the holding tape (2). Since (3) is securely held by the adhesive force, it does not scatter when each semiconductor chip (3) contacts the grinding device (10). Furthermore, when the holding tape (2) having elasticity is expanded by pulling in the horizontal direction, a large gap is formed between the semiconductor chips (3). Can be easily adsorbed, removed from the holding tape (2), and easily moved.

本発明の実施態様は前記の実施の形態に限定されず、種々の変更が可能である。例えば、上記の実施の形態では、熱気化性物質(5)の沸点(197℃)が保護樹脂(6)の硬化温度(150℃程度)よりも高いため、保護樹脂(6)を硬化させた後に熱気化性物質(5)を気化させて空洞部(7)を形成したが、これとは逆に、保護樹脂(6)の硬化温度よりも低い沸点を有する熱気化性物質(5)を使用して、熱気化性物質(5)を気化させて空洞部(7)を形成した後に保護樹脂(6)を硬化させてもよい。この場合、溝(4)を含む半導体ウェーハ(1)の一方の主面(1a)に耐熱性を有する保持テープ(2)を貼着して他方の主面(1b)を上方に向けた後に、半導体ウェーハ(1)を加熱するとよい。また、図8に示すように、半導体ウェーハ(1)の他方の主面(1b)に連絡する細孔(8)を溝(4)の底部(4a)に形成し、溝(4)内に熱気化性物質(5)を供給するとき、熱気化性物質(5)自身の粘性により溝(4)内に熱気化性物質(5)を保持して、半導体ウェーハ(1)の加熱により気化する熱気化性物質(5)の蒸気を溝(4)の底部(4a)に設けた細孔(8)から放出してもよい。また、上記の実施の形態では、溝(4)内に充填された保護樹脂(6)の凹部(6a)の周縁部(6b)に接する研削面(G)に達するまで、半導体ウェーハ(1)の他方の主面(1b)を研削装置(10)により均一に研削するが、研削装置(10)が溝(4)内の保護樹脂(6)と隣り合う空洞部(7)に達する時点で、半導体ウェーハ(1)の他方の主面(1b)の研削を中止してもよい。また、上記の実施の形態では、保護樹脂(6)としてシリコーン樹脂を使用するが、ポリイミド樹脂を使用してもよい。更に、本発明はPN接合型のダイオードチップの製造に限定されず、各種トランジスタ又はサイリスタ、若しくはモノリシック型の集積回路等の製造にも本発明を適用できる。   Embodiments of the present invention are not limited to the above-described embodiments, and various modifications can be made. For example, in the above embodiment, since the boiling point (197 ° C.) of the heat vaporizable substance (5) is higher than the curing temperature (about 150 ° C.) of the protective resin (6), the protective resin (6) is cured. Later, the thermally vaporizable substance (5) was vaporized to form the cavity (7) .On the contrary, the thermally vaporizable substance (5) having a boiling point lower than the curing temperature of the protective resin (6) was obtained. In use, the protective resin (6) may be cured after vaporizing the thermally vaporizable substance (5) to form the cavity (7). In this case, after attaching the heat-resistant holding tape (2) to one main surface (1a) of the semiconductor wafer (1) including the groove (4) and directing the other main surface (1b) upward The semiconductor wafer (1) may be heated. Further, as shown in FIG. 8, a pore (8) communicating with the other main surface (1b) of the semiconductor wafer (1) is formed in the bottom (4a) of the groove (4), and the groove (4) When supplying the heat-vaporizable substance (5), the heat-vaporizable substance (5) is held in the groove (4) by the viscosity of the heat-vaporizable substance (5) itself, and vaporized by heating the semiconductor wafer (1). The vapor of the thermally vaporizable substance (5) to be released may be released from the pores (8) provided at the bottom (4a) of the groove (4). Further, in the above embodiment, the semiconductor wafer (1) until the grinding surface (G) in contact with the peripheral edge (6b) of the recess (6a) of the protective resin (6) filled in the groove (4) is reached. The other main surface (1b) is uniformly ground by the grinding device (10), but when the grinding device (10) reaches the cavity (7) adjacent to the protective resin (6) in the groove (4). The grinding of the other main surface (1b) of the semiconductor wafer (1) may be stopped. In the above embodiment, a silicone resin is used as the protective resin (6), but a polyimide resin may be used. Furthermore, the present invention is not limited to the manufacture of a PN junction type diode chip, and the present invention can be applied to the manufacture of various transistors or thyristors, monolithic integrated circuits, and the like.

本発明は、研削加工により薄型化する半導体チップの側面を被覆する樹脂製の保護膜を有する半導体装置の製造に良好に適用できる。   The present invention can be suitably applied to the manufacture of a semiconductor device having a resin protective film that covers the side surface of a semiconductor chip that is thinned by grinding.

円板状の半導体ウェーハの一方の主面に複数の溝を格子状に形成する状態を示す斜視図The perspective view which shows the state which forms a some groove | channel on one main surface of a disk-shaped semiconductor wafer in a grid | lattice form. 半導体ウェーハの一方の主面に複数の溝を形成する状態を示す断面図Sectional drawing which shows the state which forms several groove | channels in one main surface of a semiconductor wafer 複数の溝の底部に熱気化性物質を塗布する状態を示す断面図Sectional drawing which shows the state which apply | coats a heat vaporizable substance to the bottom part of several groove | channels 熱気化性物質の上方から溝内に保護樹脂を充填する状態を示す断面図Sectional drawing which shows the state which fills a protective resin in a groove | channel from the upper direction of a thermally vaporizable substance 半導体ウェーハを加熱して溝内の熱気化性物質を気化させた状態を示す断面図Sectional drawing which shows the state which heated the semiconductor wafer and vaporized the heat vaporizable substance in a groove | channel 保護樹脂の凹部の周縁部に達するまで半導体ウェーハの他方の主面を研削装置により研削する状態を示す断面図Sectional drawing which shows the state which grinds the other main surface of a semiconductor wafer with a grinding device until it reaches the peripheral part of the recessed part of protective resin 研削加工により保護樹脂を挟んで複数の半導体チップに分割する状態を示す断面図Sectional drawing which shows the state divided | segmented into several semiconductor chips on both sides of protective resin by grinding 細孔が設けられた複数の溝の底部に熱気化性物質を塗布する状態を示す断面図Sectional drawing which shows the state which apply | coats a heat vaporizable substance to the bottom part of the some groove | channel provided with the pore 半導体ウェーハの一方の主面に形成された複数の溝内に保護樹脂を充填する状態を示す断面図Sectional drawing which shows the state filled with protective resin in the some groove | channel formed in one main surface of a semiconductor wafer 保護樹脂に達するまで半導体ウェーハの他方の主面を研削装置により研削する状態を示す断面図Sectional drawing which shows the state which grinds the other main surface of a semiconductor wafer with a grinding device until it reaches protection resin 研削加工後に複数の溝から保護樹脂が掻き出された状態を示す断面図Sectional drawing which shows the state in which protective resin was scraped from the plurality of grooves after grinding

符号の説明Explanation of symbols

(1)・・半導体ウェーハ、 (1a)・・一方の主面、 (1b)・・他方の主面、 (2)・・保持テープ(保持体)、 (3)・・半導体チップ、 (3a)・・一方の主面、 (3b)・・他方の主面、 (3c)・・側面、 (4)・・溝、 (4a)・・底部、 (4b)・・底面、 (4c)・・側壁部、 (5)・・熱気化性物質、 (5a)・・凸部、 (6)・・保護樹脂、 (6a)・・凹部、 (6b)・・周縁部、 (7)・・空洞部、 (8)・・細孔、 (10)・・研削装置、 (11)・・駆動装置、 (D)・・区画線、 (G)・・研削面、 (C)・・中央線、   (1) ・ ・ Semiconductor wafer, (1a) ・ ・ One main surface, (1b) ・ ・ Other main surface, (2) ・ ・ Holding tape (holder), (3) ・ ・ Semiconductor chip, (3a ) ・ ・ One main surface, (3b) ・ ・ Other main surface, (3c) ・ ・ Side, (4) ・ ・ Groove, (4a) ・ ・ Bottom, (4b) ・ ・ Bottom, (4c) ・・ Sidewall part (5) ・ ・ Heat-vaporizing substance, (5a) ・ ・ Convex part (6) ・ ・ Protective resin, (6a) ・ ・ Concave part (6b) ・ ・ Rim, (7) ・ ・Cavity, (8) ・ ・ Pore, (10) ・ ・ Grinding device, (11) ・ ・ Drive device, (D) ・ ・ Division line, (G) ・ ・ Grinding surface, (C) ・ ・ Center line ,

Claims (6)

半導体ウェーハの一方の主面に複数の溝を格子状に形成する工程と、
加熱により気化する熱気化性物質を前記溝の一部に供給する工程と、
前記熱気化性物質の上から前記溝内に保護樹脂を充填する工程と、
前記半導体ウェーハを加熱することにより、前記熱気化性物質を気化させて、前記保護樹脂の下方の前記溝内に空洞部を形成する工程と、
該空洞部に達するまで前記半導体ウェーハの他方の主面を研削する工程と、
前記保護樹脂の中央に沿って前記保護樹脂を切断して、前記保護樹脂により側面が夫々被覆された複数の半導体チップに分割する工程とを含むことを特徴とする半導体装置の製法。
Forming a plurality of grooves in a lattice shape on one main surface of the semiconductor wafer;
Supplying a thermally vaporizable substance that is vaporized by heating to a part of the groove;
Filling the groove with a protective resin from above the thermally vaporizable substance;
Heating the semiconductor wafer to vaporize the thermally vaporizable substance to form a cavity in the groove below the protective resin; and
Grinding the other main surface of the semiconductor wafer until reaching the cavity,
Cutting the protective resin along the center of the protective resin, and dividing the protective resin into a plurality of semiconductor chips each having a side surface covered with the protective resin.
前記半導体ウェーハの他方の主面を研削する前に、前記溝を含む前記半導体ウェーハの一方の主面に弾力性を有する保持体を貼着する工程を含む請求項1に記載の半導体装置の製法。   The method for manufacturing a semiconductor device according to claim 1, further comprising a step of attaching an elastic holding body to one main surface of the semiconductor wafer including the groove before grinding the other main surface of the semiconductor wafer. . 前記保護樹脂は、熱硬化性のシリコーン樹脂又はポリイミド樹脂であり、前記熱気化性物質は、ポリエチレングリコールである請求項1又は2に記載の半導体装置の製法。   3. The method of manufacturing a semiconductor device according to claim 1, wherein the protective resin is a thermosetting silicone resin or a polyimide resin, and the heat-vaporizable substance is polyethylene glycol. 前記保護樹脂の硬化温度より低い沸点を有する前記熱気化性物質を気化させた後に、前記保護樹脂を硬化させる工程を含む請求項3に記載の半導体装置の製法。   The manufacturing method of the semiconductor device of Claim 3 including the process of hardening the said protective resin, after vaporizing the said heat vaporizable substance which has a boiling point lower than the hardening temperature of the said protective resin. 前記半導体ウェーハの底面に連絡する細孔を前記溝の底部に形成する工程と、
前記溝内に前記熱気化性物質を供給するときに、前記熱気化性物質自身の粘性により前記溝内に前記熱気化性物質を保持する工程と、
気化する前記熱気化性物質の蒸気を前記細孔から放出する工程を含む請求項1〜4の何れか1項に記載の半導体装置の製法。
Forming a pore communicating with the bottom surface of the semiconductor wafer at the bottom of the groove;
Holding the thermo-vaporizable substance in the groove by the viscosity of the thermo-vaporizable substance itself when supplying the thermo-vaporizable substance in the groove;
The manufacturing method of the semiconductor device of any one of Claims 1-4 including the process of discharge | releasing the vapor | steam of the said heat vaporizable substance to vaporize from the said pore.
前記半導体ウェーハの一方の主面に複数の溝を形成する前に、第1の導電型を有する第1の半導体領域と、該第1の導電型とは異なる第2の導電型を有する第2の半導体領域とを前記半導体ウェーハに形成する工程を含む請求項1〜5の何れか1項に記載の半導体装置の製法。   Before forming a plurality of grooves on one main surface of the semiconductor wafer, a first semiconductor region having a first conductivity type and a second conductivity type different from the first conductivity type The manufacturing method of the semiconductor device of any one of Claims 1-5 including the process of forming the semiconductor area | region of this in the said semiconductor wafer.
JP2007294215A 2007-11-13 2007-11-13 Method of manufacturing semiconductor device Pending JP2009123809A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2007294215A JP2009123809A (en) 2007-11-13 2007-11-13 Method of manufacturing semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2007294215A JP2009123809A (en) 2007-11-13 2007-11-13 Method of manufacturing semiconductor device

Publications (1)

Publication Number Publication Date
JP2009123809A true JP2009123809A (en) 2009-06-04

Family

ID=40815668

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007294215A Pending JP2009123809A (en) 2007-11-13 2007-11-13 Method of manufacturing semiconductor device

Country Status (1)

Country Link
JP (1) JP2009123809A (en)

Similar Documents

Publication Publication Date Title
KR101860210B1 (en) Method of processing wafer
TWI645464B (en) Wafer processing method
TWI724020B (en) Method of processing wafer and protective sheeting for use in this method
JP6004100B2 (en) Manufacturing method of semiconductor device
TWI742343B (en) Method of processing a wafer
TWI683392B (en) Method of processing wafer
JP2016163043A (en) Wafer dividing method
JP7056844B2 (en) Wafer processing method
JP2015216309A (en) Processing method of wafer
TWI795402B (en) Protective sheeting for use in processing wafer, handling system for wafer, and combination of wafer and protective sheeting
CN106158580B (en) Wafer thinning method
JP2022120112A (en) Method for manufacturing substrate and substrate manufacturing system
JP5471064B2 (en) Manufacturing method of semiconductor device
JP2009239195A (en) Method of manufacturing semiconductor device
JP6162578B2 (en) Wafer dividing method
JP2009123809A (en) Method of manufacturing semiconductor device
JP2022069819A (en) Manufacturing method for semiconductor device, and hot plate
JP2017174996A (en) Semiconductor device manufacturing method
CN112713099A (en) Method for manufacturing semiconductor device
JP2009239162A (en) Method of manufacturing semiconductor device
TWI773838B (en) Grinding method of workpiece
TWI804947B (en) Method of processing a substrate
JP4724729B2 (en) Manufacturing method of semiconductor device
JP2010171162A (en) Method for manufacturing semiconductor device
JP2007073788A (en) Method for dicing wafer