JP2009021280A - Multilayer capacitor - Google Patents

Multilayer capacitor Download PDF

Info

Publication number
JP2009021280A
JP2009021280A JP2007180785A JP2007180785A JP2009021280A JP 2009021280 A JP2009021280 A JP 2009021280A JP 2007180785 A JP2007180785 A JP 2007180785A JP 2007180785 A JP2007180785 A JP 2007180785A JP 2009021280 A JP2009021280 A JP 2009021280A
Authority
JP
Japan
Prior art keywords
lead
inner conductor
conductor layers
portions
main body
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2007180785A
Other languages
Japanese (ja)
Other versions
JP2009021280A5 (en
JP5173291B2 (en
Inventor
Kenichi Kitazawa
賢一 北澤
Takafumi Suzuki
貴文 鈴木
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Taiyo Yuden Co Ltd
Original Assignee
Taiyo Yuden Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Taiyo Yuden Co Ltd filed Critical Taiyo Yuden Co Ltd
Priority to JP2007180785A priority Critical patent/JP5173291B2/en
Publication of JP2009021280A publication Critical patent/JP2009021280A/en
Publication of JP2009021280A5 publication Critical patent/JP2009021280A5/ja
Application granted granted Critical
Publication of JP5173291B2 publication Critical patent/JP5173291B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Ceramic Capacitors (AREA)
  • Fixed Capacitors And Capacitor Manufacturing Machines (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide a multilayer capacitor which is made lower in ESL. <P>SOLUTION: Center intervals b1 and b3 of lead-out portions 14a and 15a of first and second internal conductor layers 14 and 15 constituting respective independent capacitor portions are made narrower than a center interval b2 of lead-out portions 14a and 15b of first and second internal conductor layers 14 and 15 which are most adjacent of an adjacent independent capacitor portion, and thus the length of a current path from the lead-out portion 14a of one polarity to the lead-out portion 15a of the other polarity is made to be short to lower inductance generated on the current path. Further, the lead-out portion 14a of the one polarity is put closer to the lead-out portion 15a of the other polarity to effectively achieve magnetic field canceling operation obtained with currents flowing to the lead-out portions 14a and 15a in opposite directions. <P>COPYRIGHT: (C)2009,JPO&INPIT

Description

本発明は、デカップリングの用途に適した積層コンデンサに関する。   The present invention relates to a multilayer capacitor suitable for decoupling applications.

デカップリングに用いられる積層コンデンサには高静電容量と低ESL(等価直列インダクタンス)が求められており、特許文献1及び2にはこの種の積層コンデンサが開示されている。   A multilayer capacitor used for decoupling requires high capacitance and low ESL (equivalent series inductance). Patent Documents 1 and 2 disclose this type of multilayer capacitor.

特許文献1の積層コンデンサは、直方体形状の本体と、本体の幅方向両側面それぞれに非接触で4個ずつ設けられた極性が交互に異なる計8個の外部電極とを備えている。本体は、幅方向両側縁にそれぞれ2個ずつ設けられた計4個の引出部を有する第1内部導体層と、幅方向両側縁にそれぞれ2個ずつ設けられた計4個の引出部を第1内部導体層の引出部とは異なる位置に有する第2内部導体層とを、誘電体層を介して交互に積層して一体化した構造を有している。各第1内部導体層の4個の引出部は一方極性の4個の外部電極に接続され、各第2内部導体層の4個の引出部は他方極性の残り4個の外部電極に接続されている。   The multilayer capacitor disclosed in Patent Document 1 includes a rectangular parallelepiped main body and a total of eight external electrodes that are provided in a non-contact manner on each of both sides in the width direction of the main body and have four different polarities. The main body has a first inner conductor layer having a total of four lead portions provided on each side edge in the width direction and a total of four lead portions provided on each side edge in the width direction. It has a structure in which the second inner conductor layers having positions different from the lead portions of the one inner conductor layer are alternately laminated and integrated through the dielectric layers. The four lead portions of each first inner conductor layer are connected to four external electrodes of one polarity, and the four lead portions of each second inner conductor layer are connected to the remaining four external electrodes of the other polarity. ing.

一方、特許文献2の積層コンデンサは、特許文献1の積層コンデンサの各第1内部導体層を幅方向に2分割すると共に各第2内部導体層を幅方向に2分割したような構造を備えている。
特表2002−508114号公報 特開2002−151349号公報
On the other hand, the multilayer capacitor disclosed in Patent Document 2 has a structure in which each first inner conductor layer of the multilayer capacitor disclosed in Patent Document 1 is divided into two in the width direction and each second inner conductor layer is divided in two in the width direction. Yes.
Special table 2002-508114 gazette JP 2002-151349 A

積層コンデンサの静電容量は基本的には内部導体層の積層数によって調整できるため、特許文献1及び特許文献2の積層コンデンサの何れもデカップリングの用途に適した充分な静電容量を得ることができる。   Since the capacitance of the multilayer capacitor can be basically adjusted by the number of laminated inner conductor layers, both of the multilayer capacitors disclosed in Patent Document 1 and Patent Document 2 can obtain sufficient capacitance suitable for decoupling applications. Can do.

一方、積層コンデンサのESLは該積層コンデンサの全体構造によって決まるものであるが、特許文献1及び特許文献2の積層コンデンサでは誘電体層を介して隣り合う異極性の引出部に流れる電流の向きが逆になるようにすることで各々の引出部に流れる電流により生じる磁界を相殺してESL低減を図っている。   On the other hand, the ESL of the multilayer capacitor is determined by the overall structure of the multilayer capacitor. However, in the multilayer capacitors of Patent Document 1 and Patent Document 2, the direction of the current flowing through the different-polarity lead-out portions through the dielectric layer is determined. By making it reverse, the magnetic field generated by the current flowing through each lead-out portion is canceled out to reduce ESL.

特許文献1及び特許文献2の積層コンデンサで採用されているESL低減手法は、一方極性の引出部から他方極性の引出部への電流経路で生じたインダクタンスを磁界相殺作用によって低減するものであるが、一方極性の引出部から他方極性の引出部への電流経路の長さを短くして該電流経路で生じ得るインダクタンスを低下させればより一層のESL低減を図ることができ、また、一方極性の引出部と他方極性の引出部を近づけて磁界相殺作用が効果的に行えるようにすればより一層のESL低減を図ることができる。   The ESL reduction method employed in the multilayer capacitors disclosed in Patent Document 1 and Patent Document 2 is to reduce the inductance generated in the current path from the one polarity lead portion to the other polarity lead portion by the magnetic field canceling action. If the length of the current path from the one-polarity lead part to the other-polarity lead part is shortened to reduce the inductance that can occur in the current path, the ESL can be further reduced. If the lead portion and the other polarity lead portion are brought close to each other so that the magnetic field canceling action can be effectively performed, the ESL can be further reduced.

本発明は前記事情に鑑みて創作されたもので、その目的とするところは、より一層の低ESL化が図られた積層コンデンサを提供することにある。   The present invention was created in view of the above circumstances, and an object of the present invention is to provide a multilayer capacitor in which ESL is further reduced.

前記目的を達成するため、本発明は、直方体形状の本体の側面に一方極性の第1外部電極と他方極性の第2外部電極とを非接触で交互に設けた積層コンデンサであって、本体は、同一平面に非接触で並ぶ複数の第1内部導体層と、同一平面に非接触で並ぶ第1内部導体層と同数の第2内部導体層とを、誘電体層を介して交互に積層して一体化した構造を有していて、誘電体層を介して積層方向で並ぶ第1,第2内部電極層それぞれによって複数の独立コンデンサ部を構成しており、各独立コンデンサ部の第1,第2内部導体層は同じ側縁の異なる位置に1つの引出部を有していて、各独立コンデンサ部の第1内部導体層の引出部は第1外部電極にそれぞれ接続され、且つ、第2内部導体層の引出部は該第1外部電極と隣接する第2外部電極にそれぞれ接続されており、各独立コンデンサ部の第1,第2内部導体層の引出部の中心間隔は、隣接する独立コンデンサ部にあって最も隣接する第1,第2内部導体層の引出部の中心間隔よりも狭い、ことをその特徴とする。   To achieve the above object, the present invention provides a multilayer capacitor in which a first external electrode having one polarity and a second external electrode having the other polarity are alternately provided in a non-contact manner on a side surface of a rectangular parallelepiped body. A plurality of first inner conductor layers arranged in a non-contact manner on the same plane and the same number of second inner conductor layers as the first inner conductor layers arranged in a non-contact manner on the same plane are alternately stacked via dielectric layers. A plurality of independent capacitor portions are constituted by the first and second internal electrode layers arranged in the stacking direction via the dielectric layers, and the first and second inner capacitor portions are respectively The second inner conductor layer has one lead portion at a different position on the same side edge, the lead portion of the first inner conductor layer of each independent capacitor portion is connected to the first outer electrode, and the second The lead portion of the inner conductor layer is connected to the second outer electrode adjacent to the first outer electrode. The center intervals of the lead portions of the first and second inner conductor layers of each independent capacitor portion are connected to each other. It is characterized by being narrower than the center interval of the parts.

この積層コンデンサによれば、各独立コンデンサ部の第1,第2内部導体層の引出部の中心間隔を、隣接する独立コンデンサ部にあって最も隣接する第1,第2内部導体層の引出部の中心間隔よりも狭くすることによって、一方極性の引出部から他方極性の引出部の電流経路の長さを短くして該電流経路で生じ得るインダクタンスを低下させることができ、しかも、一方極性の引出部と他方極性の引出部を近づけて該引出部に逆向きに流れる電流により得られる磁界相殺作用を効果的に行うことができ、これにより積層コンデンサのESLをより一層低減することができる。   According to the multilayer capacitor, the center interval of the lead portions of the first and second inner conductor layers of each independent capacitor portion is set so that the lead portions of the first and second inner conductor layers that are closest to each other in the adjacent independent capacitor portion. By making the center interval smaller than the center interval, the length of the current path from the one polarity lead portion to the other polarity lead portion can be shortened, and the inductance that can be generated in the current path can be reduced. The lead portion and the lead portion with the other polarity can be brought close to each other to effectively perform the magnetic field canceling action obtained by the current flowing in the reverse direction to the lead portion, thereby further reducing the ESL of the multilayer capacitor.

本発明によれば、より一層の低ESL化が図られた積層コンデンサを提供することができる。   According to the present invention, it is possible to provide a multilayer capacitor in which ESL is further reduced.

本発明の前記目的とそれ以外の目的と、構成特徴と、作用効果は、以下の説明と添付図面によって明らかとなる。   The above object and other objects, structural features, and operational effects of the present invention will become apparent from the following description and the accompanying drawings.

[第1実施形態]
図1〜図3は本発明(積層コンデンサ)の第1実施形態を示すもので、図1は積層コンデンサの斜視図、図2は図1に示した積層コンデンサの横断面図、図3は図1に示した本体の層構成を示す斜視図である。
[First Embodiment]
1 to 3 show a first embodiment of the present invention (multilayer capacitor). FIG. 1 is a perspective view of the multilayer capacitor, FIG. 2 is a cross-sectional view of the multilayer capacitor shown in FIG. 1, and FIG. FIG. 2 is a perspective view showing a layer configuration of a main body shown in FIG.

第1実施形態の積層コンデンサ10は、所定の長さ,幅及び高さを有する直方体形状の本体11と、本体11の幅方向両側面それぞれに非接触で交互に設けられた一方極性の第1外部電極12と他方極性の第2外部電極13とを備えている。   The multilayer capacitor 10 according to the first embodiment includes a rectangular parallelepiped main body 11 having a predetermined length, width, and height, and a first polarity first provided alternately in a non-contact manner on both side surfaces of the main body 11 in the width direction. An external electrode 12 and a second external electrode 13 having the other polarity are provided.

第1外部電極12と第2外部電極13は本体11の幅方向両側面それぞれに2個ずつ設けられており、本体11の一側面(図1の右側面)には計4個の第1,第2外部電極12,13が左から第1外部電極12,第2外部電極13,第1外部電極12,第2外部電極13の順に並んでいて、本体11の他側面(図1の左側面)には一側面の第1,第2外部電極12,13と向き合うように計4個の第1,第2外部電極12,13が左から第2外部電極13,第1外部電極12,第2外部電極13,第1外部電極12の順に並んでいる。   Two first external electrodes 12 and two second external electrodes 13 are provided on each side surface in the width direction of the main body 11, and a total of four first, first and second external electrodes 12 are provided on one side surface (the right side surface in FIG. 1). The second external electrodes 12, 13 are arranged in the order of the first external electrode 12, the second external electrode 13, the first external electrode 12, and the second external electrode 13 from the left, and the other side surface of the main body 11 (the left side surface in FIG. 1). ), A total of four first and second external electrodes 12 and 13 are arranged from the left so as to face the first and second external electrodes 12 and 13 on one side surface. The two external electrodes 13 and the first external electrode 12 are arranged in this order.

本体11は、同一平面に非接触で並ぶ2個の第1内部導体層14と、同一平面に非接触で並ぶ第1内部導体層と同数の第2内部導体層15とを、誘電体層DLを介して交互に積層して一体化した構造を有している。各第1内部導体層14と各第2内部導体層15はほぼ同サイズの矩形状を成し、同一平面に非接触で並ぶ2個の第1内部導体層14と同一平面に非接触で並ぶ2個の第2内部導体層15は誘電体層DLを介して積層方向で向き合っている。つまり、本体11には、誘電体層DLを介して積層方向で並ぶ第1,第2内部電極層14,15それぞれによって2個の独立コンデンサ部(符号無し)が長さ方向に間隔をおいて構成されている。   The main body 11 includes two first inner conductor layers 14 arranged in a non-contact manner on the same plane, and the same number of second inner conductor layers 15 as the first inner conductor layers 15 arranged in a non-contact manner on the same plane. It has the structure which laminated | stacked alternately and integrated. Each of the first inner conductor layers 14 and each of the second inner conductor layers 15 has a substantially rectangular shape, and is arranged in a non-contact manner in the same plane as the two first inner conductor layers 14 arranged in a non-contact manner in the same plane. The two second inner conductor layers 15 face each other in the stacking direction via the dielectric layer DL. In other words, in the main body 11, two independent capacitor portions (not indicated) are spaced in the length direction by the first and second internal electrode layers 14 and 15 arranged in the stacking direction via the dielectric layer DL. It is configured.

各第1内部導体層14はその幅方向一側縁(図3の右側縁)と幅方向他側縁(図3の左側縁)にそれぞれ1個の引出部14aを有し、各第2内部導体層15はその幅方向一側縁(図3の右側縁)と幅方向他側縁(図3の左側縁)にそれぞれ1個の引出部14aを有している。各第1内部導体層14の引出部14aと各第2内部導体層15の引出部15aはほぼ同サイズの矩形状を成し、同一平面に非接触で並ぶ2個の第1内部導体層14の引出部14aの位置と同一平面に非接触で並ぶ2個の第2内部導体層15の引出部15aの位置は長さ方向で異なっていて積層方向では向き合ってはいない。   Each first inner conductor layer 14 has one lead portion 14a on one side edge in the width direction (right side edge in FIG. 3) and the other side edge in the width direction (left side edge in FIG. 3). The conductor layer 15 has one lead portion 14a on one side edge in the width direction (right side edge in FIG. 3) and the other side edge in the width direction (left side edge in FIG. 3). The lead portion 14a of each first inner conductor layer 14 and the lead portion 15a of each second inner conductor layer 15 form a substantially rectangular shape, and the two first inner conductor layers 14 are arranged in a non-contact manner on the same plane. The positions of the lead portions 15a of the two second inner conductor layers 15 arranged in a non-contact manner in the same plane as the positions of the lead portions 14a differ in the length direction and do not face each other in the stacking direction.

図2に示すように、一方の独立コンデンサ部(図2の左側に構成されるコンデンサ部)を構成する各第1内部電極層14の一側縁(図2の上側縁)の引出部14aは本体11の一側面(図2の上側面)の最も左に位置する第1外部電極12に接続され、他側縁(図2の下側縁)の引出部14aは本体11の他側面(図2の下側面)の左から2番目に位置する第1外部電極12に接続されている。また、一方の独立コンデンサ部(図2の左側に構成されるコンデンサ部)を構成する各第2内部電極層15の一側縁(図2の上側縁)の引出部15aは本体11の一側面(図2の上側面)の左から2番目に位置する第2外部電極13に接続され、他側縁(図2の下側縁)の引出部15aは本体11の他側面(図2の下側面)の最も左に位置する第2外部電極13に接続されている。   As shown in FIG. 2, the lead-out portion 14a on one side edge (upper edge in FIG. 2) of each first internal electrode layer 14 constituting one independent capacitor portion (capacitor portion configured on the left side in FIG. 2) Connected to the first external electrode 12 located on the leftmost side of one side surface (upper side surface in FIG. 2) of the main body 11, the lead-out portion 14a on the other side edge (lower side edge in FIG. 2) is connected to the other side surface (see FIG. 2 is connected to the first external electrode 12 located second from the left. In addition, the lead-out portion 15a at one side edge (upper edge in FIG. 2) of each second internal electrode layer 15 constituting one independent capacitor portion (capacitor portion configured on the left side in FIG. Connected to the second external electrode 13 located second from the left (upper side surface in FIG. 2), the lead portion 15a at the other side edge (lower side edge in FIG. 2) is connected to the other side surface of the main body 11 (lower side in FIG. The second external electrode 13 located on the leftmost side of the side surface is connected.

他方の独立コンデンサ部(図2の右側に構成されるコンデンサ部)を構成する各第1内部電極層14の一側縁(図2の上側縁)の引出部14aは本体11の一側面(図2の上側面)の左から3番目に位置する第1外部電極12に接続され、他側縁(図2の下側縁)の引出部14aは本体11の他側面(図2の下側面)の左から4番目に位置する第1外部電極12に接続されている。また、一方の独立コンデンサ部(図2の右側に構成されるコンデンサ部)を構成する各第2内部電極層15の一側縁(図2の上側縁)の引出部15aは本体11の一側面(図2の上側面)の左から4番目に位置する第2外部電極13に接続され、他側縁(図2の下側縁)の引出部15aは本体11の他側面(図2の下側面)の左から3番目に位置する第2外部電極13に接続されている。   The lead-out portion 14a at one side edge (upper edge in FIG. 2) of each first internal electrode layer 14 constituting the other independent capacitor portion (capacitor portion configured on the right side in FIG. 2) is one side surface (FIG. 2). 2 is connected to the first external electrode 12 located third from the left of the second outer surface (the upper side surface of FIG. 2), and the lead-out portion 14a of the other side edge (the lower side edge of FIG. 2) is the other side surface (the lower side surface of FIG. 2). Is connected to the first external electrode 12 located fourth from the left. Further, the lead-out portion 15a at one side edge (upper edge in FIG. 2) of each second internal electrode layer 15 constituting one independent capacitor portion (capacitor portion configured on the right side in FIG. 2) is one side surface of the main body 11. Connected to the second external electrode 13 located fourth from the left (upper side surface in FIG. 2), the leading portion 15a at the other side edge (lower side edge in FIG. 2) is connected to the other side surface of the main body 11 (lower side in FIG. 2). The second external electrode 13 located third from the left side surface is connected.

図2に示すように、本体11の一側面(図2の上側面)に設けられた計4個の第1,第2外部電極12,13(2個の第1外部電極12と2個の第2外部電極13)において隣接する第1,第2外部電極12,13の中心間隔a1〜a3は全て等しい。   As shown in FIG. 2, a total of four first and second external electrodes 12 and 13 (two first external electrodes 12 and two first external electrodes 12 and two pieces provided on one side surface (upper side surface in FIG. 2) of the main body 11 are provided. In the second external electrode 13), the center intervals a1 to a3 of the first and second external electrodes 12 and 13 adjacent to each other are all equal.

また、各独立コンデンサ部を構成する第1,第2内部導体層14,15の引出部14a,15aの中心間隔b1,b3は、隣接する独立コンデンサ部にあって最も隣接する第1,第2内部導体層14,15の引出部14a,15aの中心間隔b2よりも狭い。しかも、前記中心間隔b1,b3は前記中心間隔a1〜a3よりも狭く、前記中心間隔b2は前記中心間隔a1〜a3よりも広い。   The center intervals b1 and b3 of the lead portions 14a and 15a of the first and second inner conductor layers 14 and 15 constituting each independent capacitor portion are the first and second adjacent ones in the adjacent independent capacitor portions. It is narrower than the center distance b2 of the lead portions 14a, 15a of the inner conductor layers 14, 15. Moreover, the center intervals b1 and b3 are narrower than the center intervals a1 to a3, and the center interval b2 is wider than the center intervals a1 to a3.

寸法線等の図示を省略したが、本体11の他側面側(図2の下側面側)の第1,第2外部電極12,13の中心間隔と第1,第2内部導体層14,15の引出部14a,15aの中心間隔も前記と同じである。   Although illustration of dimension lines and the like is omitted, the center distance between the first and second external electrodes 12 and 13 on the other side of the main body 11 (the lower side of FIG. 2) and the first and second inner conductor layers 14 and 15 are omitted. The center distance between the leading portions 14a and 15a is the same as described above.

前記中心間隔b1,b3を狭くする際の可変範囲は、第1,第2外部電極12,13の幅と引出部14a,15aとの差に依存する。図2には可変範囲の最大値まで前記中心間隔b1,b3を狭くしたものを例示してあるが、必ずしも前記中心間隔b1,b3を可変範囲の最大値まで狭くする必要はない。   The variable range when the center distances b1 and b3 are reduced depends on the difference between the widths of the first and second external electrodes 12 and 13 and the lead portions 14a and 15a. FIG. 2 shows an example in which the center intervals b1 and b3 are narrowed to the maximum value of the variable range, but the center intervals b1 and b3 are not necessarily narrowed to the maximum value of the variable range.

前述の積層コンデンサ10にあっては、前記中心間隔b1,b3を前記中心間隔b2よりも狭くすることによって、一方極性の引出部14aから他方極性の引出部15aへの電流経路の長さを短くして該電流経路で生じ得るインダクタンスを低下させることができ、しかも、一方極性の引出部14aと他方極性の引出部15aを近づけて該引出部14a,15aに逆向きに流れる電流により得られる磁界相殺作用を効果的に行うことができ、これにより積層コンデンサ10のESLをより一層低減することができる。   In the above-described multilayer capacitor 10, the length of the current path from the one polarity lead portion 14a to the other polarity lead portion 15a is shortened by making the center intervals b1 and b3 narrower than the center interval b2. In addition, the inductance that can be generated in the current path can be reduced, and the magnetic field obtained by the current flowing in the opposite direction to the lead portions 14a and 15a by bringing the lead portion 14a of one polarity close to the lead portion 15a of the other polarity. The canceling action can be effectively performed, whereby the ESL of the multilayer capacitor 10 can be further reduced.

因みに、実験によれば、各引出部14a,15aの幅が150μmで長さが125μmの積層コンデンサにおいて前記中心間隔a1〜a3を500μmとし前記中心間隔b1,b3を400μmとし前記中心間隔b2を600μmとした場合には、前記中心間隔a1〜a3を500μmとし前記中心間隔b1〜b3を500μmとした場合に比べて5pH前後のESL低下を図ることができたことを付記する。   Incidentally, according to an experiment, in the multilayer capacitor in which each of the lead portions 14a and 15a has a width of 150 μm and a length of 125 μm, the center intervals a1 to a3 are set to 500 μm, the center intervals b1 and b3 are set to 400 μm, and the center interval b2 is set to 600 μm. In this case, it is added that the ESL can be lowered by about 5 pH compared to the case where the center intervals a1 to a3 are set to 500 μm and the center intervals b1 to b3 are set to 500 μm.

[第2実施形態]
図4〜図6は本発明(積層コンデンサ)の第2実施形態を示すもので、図4は積層コンデンサの斜視図、図5は図4に示した積層コンデンサの横断面図、図6は図4に示した本体の層構成を示す斜視図である。
[Second Embodiment]
4 to 6 show a second embodiment of the present invention (multilayer capacitor). FIG. 4 is a perspective view of the multilayer capacitor, FIG. 5 is a cross-sectional view of the multilayer capacitor shown in FIG. 4, and FIG. 5 is a perspective view showing a layer configuration of a main body shown in FIG.

第2実施形態の積層コンデンサ20は、所定の長さ,幅及び高さを有する直方体形状の本体21と、本体21の幅方向両側面それぞれに非接触で交互に設けられた一方極性の第1外部電極22と他方極性の第2外部電極23とを備えている。   The multilayer capacitor 20 of the second embodiment includes a rectangular parallelepiped main body 21 having a predetermined length, width, and height, and a first polarity first provided alternately in a non-contact manner on both side surfaces of the main body 21 in the width direction. An external electrode 22 and a second external electrode 23 having the other polarity are provided.

第1外部電極22と第2外部電極23は本体21の幅方向両側面それぞれに2個ずつ設けられており、本体21の一側面(図4の右側面)には計4個の第1,第2外部電極22,23が左から第1外部電極22,第2外部電極23,第1外部電極22,第2外部電極23の順に並んでいて、本体21の他側面(図4の左側面)には一側面の第1,第2外部電極22,23と向き合うように計4個の第1,第2外部電極22,23が左から第2外部電極23,第1外部電極22,第2外部電極23,第1外部電極22の順に並んでいる。   Two first external electrodes 22 and two second external electrodes 23 are provided on each side surface in the width direction of the main body 21, and a total of four first, first and second external electrodes 22 are provided on one side surface (the right side surface in FIG. 4). The second external electrodes 22, 23 are arranged in the order of the first external electrode 22, the second external electrode 23, the first external electrode 22, and the second external electrode 23 from the left, and the other side surface of the main body 21 (the left side surface in FIG. 4). ), A total of four first and second external electrodes 22 and 23 from the left face the first and second external electrodes 22 and 23 on one side. The two external electrodes 23 and the first external electrode 22 are arranged in this order.

本体21は、同一平面に非接触で並ぶ2個の第1内部導体層24と、同一平面に非接触で並ぶ第1内部導体層と同数の第2内部導体層25とを、誘電体層DLを介して交互に積層して一体化した構造を有している。各第1内部導体層24と各第2内部導体層25はほぼ同サイズの矩形状を成し、同一平面に非接触で並ぶ2個の第1内部導体層24と同一平面に非接触で並ぶ2個の第2内部導体層25は誘電体層DLを介して積層方向で向き合っている。つまり、本体21には、誘電体層DLを介して積層方向で並ぶ第1,第2内部電極層24,25それぞれによって2個の独立コンデンサ部(符号無し)が長さ方向に間隔をおいて構成されている。   The main body 21 includes two first inner conductor layers 24 arranged in a non-contact manner on the same plane, and the same number of second inner conductor layers 25 as the first inner conductor layers arranged in a non-contact manner on the same plane. It has the structure which laminated | stacked alternately and integrated. Each first inner conductor layer 24 and each second inner conductor layer 25 have a rectangular shape of almost the same size, and are arranged in a non-contact manner on the same plane with two first inner conductor layers 24 arranged in a non-contact manner on the same plane. The two second inner conductor layers 25 face each other in the stacking direction via the dielectric layer DL. In other words, in the main body 21, two independent capacitor portions (not shown) are spaced in the length direction by the first and second internal electrode layers 24 and 25 arranged in the stacking direction via the dielectric layer DL. It is configured.

各第1内部導体層24はその幅方向一側縁(図6の右側縁)と幅方向他側縁(図6の左側縁)にそれぞれ1個の引出部24aを有し、各第2内部導体層25はその幅方向一側縁(図6の右側縁)と幅方向他側縁(図6の左側縁)にそれぞれ1個の引出部24aを有している。各第1内部導体層24の引出部24aと各第2内部導体層25の引出部25aはほぼ同サイズの矩形状を成し、同一平面に非接触で並ぶ2個の第1内部導体層24の引出部24aの位置と同一平面に非接触で並ぶ2個の第2内部導体層25の引出部25aの位置は長さ方向で異なっていて積層方向では向き合ってはいない。   Each first inner conductor layer 24 has one lead portion 24a on one side edge in the width direction (right side edge in FIG. 6) and the other side edge in the width direction (left side edge in FIG. 6). The conductor layer 25 has one lead portion 24a on one side edge in the width direction (right side edge in FIG. 6) and the other side edge in the width direction (left side edge in FIG. 6). The lead portion 24a of each first inner conductor layer 24 and the lead portion 25a of each second inner conductor layer 25 form a rectangular shape having substantially the same size, and are arranged in a non-contact manner on the same plane. The positions of the lead portions 25a of the two second inner conductor layers 25 arranged in a non-contact manner in the same plane as the positions of the lead portions 24a are different in the length direction and are not facing each other in the stacking direction.

図5に示すように、一方の独立コンデンサ部(図5の左側に構成されるコンデンサ部)を構成する各第1内部電極層24の一側縁(図5の上側縁)の引出部24aは本体21の一側面(図5の上側面)の最も左に位置する第1外部電極22に接続され、他側縁(図5の下側縁)の引出部24aは本体21の他側面(図5の下側面)の左から2番目に位置する第1外部電極22に接続されている。また、一方の独立コンデンサ部(図5の左側に構成されるコンデンサ部)を構成する各第2内部電極層25の一側縁(図5の上側縁)の引出部25aは本体21の一側面(図5の上側面)の左から2番目に位置する第2外部電極23に接続され、他側縁(図5の下側縁)の引出部25aは本体21の他側面(図5の下側面)の最も左に位置する第2外部電極23に接続されている。   As shown in FIG. 5, the lead-out portion 24a on one side edge (upper edge in FIG. 5) of each first internal electrode layer 24 constituting one independent capacitor portion (capacitor portion configured on the left side in FIG. 5) Connected to the first external electrode 22 located on the leftmost side of one side surface (upper side surface in FIG. 5) of the main body 21, the lead-out portion 24 a on the other side edge (lower side edge in FIG. 5) 5 is connected to the first external electrode 22 located second from the left. In addition, a lead portion 25a at one side edge (upper edge in FIG. 5) of each second internal electrode layer 25 constituting one independent capacitor portion (capacitor portion configured on the left side in FIG. Connected to the second external electrode 23 located second from the left (upper side surface in FIG. 5), the leading portion 25a at the other side edge (lower side edge in FIG. 5) is connected to the other side surface of the main body 21 (lower side in FIG. 5). The second external electrode 23 located on the leftmost side) is connected.

他方の独立コンデンサ部(図5の右側に構成されるコンデンサ部)を構成する各第1内部電極層24の一側縁(図5の上側縁)の引出部24aは本体21の一側面(図5の上側面)の左から3番目に位置する第1外部電極22に接続され、他側縁(図5の下側縁)の引出部24aは本体21の他側面(図5の下側面)の左から4番目に位置する第1外部電極22に接続されている。また、一方の独立コンデンサ部(図5の右側に構成されるコンデンサ部)を構成する各第2内部電極層25の一側縁(図5の上側縁)の引出部25aは本体21の一側面(図5の上側面)の左から4番目に位置する第2外部電極23に接続され、他側縁(図5の下側縁)の引出部25aは本体21の他側面(図5の下側面)の左から3番目に位置する第2外部電極23に接続されている。   The lead portion 24a at one side edge (upper edge in FIG. 5) of each first internal electrode layer 24 constituting the other independent capacitor portion (capacitor portion configured on the right side in FIG. 5) is one side surface (FIG. 5). 5 is connected to the first external electrode 22 located third from the left on the left side, and the lead-out portion 24a of the other side edge (lower side edge in FIG. 5) is the other side surface of the main body 21 (lower side surface in FIG. 5). Are connected to the first external electrode 22 located fourth from the left. In addition, the lead portion 25a at one side edge (upper edge in FIG. 5) of each second internal electrode layer 25 constituting one independent capacitor portion (capacitor portion configured on the right side in FIG. It is connected to the second external electrode 23 located fourth from the left (upper side surface in FIG. 5), and the leading portion 25a at the other side edge (lower side edge in FIG. 5) is connected to the other side surface of the main body 21 (lower side in FIG. 5). The second external electrode 23 located third from the left of the side surface is connected.

図5に示すように、本体21の一側面(図5の上側面)に設けられた計4個の第1,第2外部電極22,23(2個の第1外部電極22と2個の第2外部電極23)において隣接する第1,第2外部電極22,23の中心間隔a1〜a3のうち、各独立コンデンサ部を構成する第1,第2内部導体層24,25の引出部24a,25aが接続された第1,第2外部電極22,23の中心間隔a1,a3は、隣接する独立コンデンサ部にあって最も隣接する第1,第2内部導体層24,25の引出部24a,25aが接続された第1,第2外部電極23,24の中心間隔a2よりも狭い。   As shown in FIG. 5, a total of four first and second external electrodes 22, 23 (two first external electrodes 22 and two pieces provided on one side surface (upper side surface in FIG. 5)) of the main body 21. Out of the center intervals a1 to a3 of the first and second outer electrodes 22 and 23 adjacent to each other in the second outer electrode 23), the lead portions 24a of the first and second inner conductor layers 24 and 25 constituting the independent capacitor portions. , 25a connected to each other, the center distances a1 and a3 of the first and second external electrodes 22 and 23 are in the adjacent independent capacitor portions and the lead portions 24a of the first and second inner conductor layers 24 and 25 that are the most adjacent. , 25a is narrower than the center interval a2 of the first and second external electrodes 23, 24 connected thereto.

また、各独立コンデンサ部を構成する第1,第2内部導体層24,25の引出部24a,25aの中心間隔b1,b3は、隣接する独立コンデンサ部にあって最も隣接する第1,第2内部導体層24,25の引出部24a,25aの中心間隔b2よりも狭い。しかも、前記中心間隔b1,b3は前記中心間隔a1,a3よりも狭く、前記中心間隔b2は前記中心間隔a2よりも広い。   Further, the center intervals b1 and b3 of the lead portions 24a and 25a of the first and second inner conductor layers 24 and 25 constituting each independent capacitor portion are the first and second adjacent ones in the adjacent independent capacitor portions. It is narrower than the center interval b2 of the lead portions 24a, 25a of the inner conductor layers 24, 25. In addition, the center intervals b1 and b3 are narrower than the center intervals a1 and a3, and the center interval b2 is wider than the center interval a2.

寸法線等の図示を省略したが、本体21の他側面側(図5の下側面側)の第1,第2外部電極22,23の中心間隔と第1,第2内部導体層24,25の引出部24a,25aの中心間隔も前記と同じである。   Although illustration of dimension lines and the like is omitted, the center distance between the first and second external electrodes 22 and 23 on the other side of the main body 21 (the lower side of FIG. 5) and the first and second inner conductor layers 24 and 25 are omitted. The distance between the centers of the leading portions 24a and 25a is the same as described above.

前記中心間隔a1〜a3は積層コンデンサ毎に定められている規格値の公差に収まる範囲で可変することができる。また、前記中心間隔b1,b3を狭くする際の可変範囲は、第1,第2外部電極22,23の幅と引出部24a,25aとの差に依存する。図5には可変範囲の最大値まで前記中心間隔b1,b3を狭くしたものを例示してあるが、必ずしも前記中心間隔b1,b3を可変範囲の最大値まで狭くする必要はない。   The center intervals a1 to a3 can be varied within a range that falls within a tolerance of a standard value determined for each multilayer capacitor. Further, the variable range when the center distances b1 and b3 are narrowed depends on the difference between the widths of the first and second external electrodes 22 and 23 and the lead portions 24a and 25a. FIG. 5 shows an example in which the center intervals b1 and b3 are narrowed to the maximum value of the variable range, but the center intervals b1 and b3 are not necessarily narrowed to the maximum value of the variable range.

前述の積層コンデンサ20にあっては、前記中心間隔b1,b3を前記中心間隔b3よりも狭くすることによって、一方極性の引出部24aから他方極性の引出部25aへの電流経路の長さを短くして該電流経路で生じ得るインダクタンスを低下させることができ、しかも、一方極性の引出部24aと他方極性の引出部15aを近づけて該引出部24a,25aに逆向きに流れる電流により得られる磁界相殺作用を効果的に行うことができ、これにより積層コンデンサ20のESLをより一層低減することができる。   In the above-described multilayer capacitor 20, the length of the current path from the one polarity lead portion 24a to the other polarity lead portion 25a is shortened by making the center intervals b1 and b3 narrower than the center interval b3. In addition, the inductance that can be generated in the current path can be reduced, and the magnetic field obtained by the current flowing in the opposite direction to the lead portions 24a and 25a by bringing the lead portion 24a of one polarity close to the lead portion 15a of the other polarity. The canceling action can be effectively performed, whereby the ESL of the multilayer capacitor 20 can be further reduced.

また、前記中心間隔a1,a3を前記中心間隔a2よりも狭くすることによって前記中心間隔b1,b3をより狭くすることができるので、一方極性の引出部24aから他方極性の引出部15aへの電流経路の長さをより短くして該電流経路で生じ得るインダクタンスをより低下させることができ、しかも、一方極性の引出部24aと他方極性の引出部15aをより近づけて該引出部24a,25aに逆向きに流れる電流により得られる磁界相殺作用をより効果的に行うことができ、これにより積層コンデンサ20のESLをより一層低減することができる。   Further, since the center intervals b1 and b3 can be made narrower by making the center intervals a1 and a3 narrower than the center interval a2, the current from the one polarity lead portion 24a to the other polarity lead portion 15a. By reducing the length of the path, the inductance that can be generated in the current path can be further reduced, and the one-polarity lead portion 24a and the other-polarity lead portion 15a are brought closer to the lead-out portions 24a and 25a. The magnetic field canceling action obtained by the current flowing in the opposite direction can be performed more effectively, and thereby the ESL of the multilayer capacitor 20 can be further reduced.

因みに、実験によれば、各引出部24a,25aの幅が150μmで長さが125μmの積層コンデンサにおいて前記中心間隔a1,a3を400μmとし前記中心間隔a2を00μmとし前記中心間隔b1,b3を300μmとし前記中心間隔b2を700μmとした場合には、前記中心間隔a1〜a3を500μmとし前記中心間隔b1〜b3を500μmとした場合に比べて6pH前後のESL低下を図ることができたことを付記する。   Incidentally, according to the experiment, in the multilayer capacitor in which the lead portions 24a and 25a have a width of 150 μm and a length of 125 μm, the center intervals a1 and a3 are 400 μm, the center interval a2 is 00 μm, and the center intervals b1 and b3 are 300 μm. When the center distance b2 is 700 μm, the ESL can be reduced by about 6 pH compared to the case where the center distances a1 to a3 are 500 μm and the center distances b1 to b3 are 500 μm. To do.

本発明の第1実施形態を示す、積層コンデンサの斜視図The perspective view of the multilayer capacitor which shows 1st Embodiment of this invention 図1に示した積層コンデンサの横断面図である。FIG. 2 is a transverse cross-sectional view of the multilayer capacitor shown in FIG. 1. 図1に示した本体の層構成を示す斜視図である。It is a perspective view which shows the layer structure of the main body shown in FIG. 本発明の第2実施形態を示す、積層コンデンサの斜視図である。It is a perspective view of a multilayer capacitor showing a second embodiment of the present invention. 図4に示した積層コンデンサの横断面図である。FIG. 5 is a cross-sectional view of the multilayer capacitor shown in FIG. 4. 図4に示した本体の層構成を示す斜視図である。It is a perspective view which shows the layer structure of the main body shown in FIG.

符号の説明Explanation of symbols

10…積層コンデンサ、11…本体、12…第1外部電極、13…第2外部電極、14…第1内部導体層、14a…引出部、15…第2内部導体層、15a…引出部、DL…誘電体層、20…積層コンデンサ、21…本体、22…第1外部電極、23…第2外部電極、24…第1内部導体層、24a…引出部、25…第2内部導体層、25a…引出部、DL…誘電体層。   DESCRIPTION OF SYMBOLS 10 ... Multilayer capacitor, 11 ... Main body, 12 ... 1st external electrode, 13 ... 2nd external electrode, 14 ... 1st internal conductor layer, 14a ... Lead part, 15 ... 2nd internal conductor layer, 15a ... Lead part, DL ... Dielectric layer, 20 ... Multilayer capacitor, 21 ... Main body, 22 ... First external electrode, 23 ... Second external electrode, 24 ... First internal conductor layer, 24a ... Lead-out part, 25 ... Second internal conductor layer, 25a ... leader, DL ... dielectric layer.

Claims (4)

直方体形状の本体の側面に一方極性の第1外部電極と他方極性の第2外部電極とを非接触で交互に設けた積層コンデンサであって、
本体は、同一平面に非接触で並ぶ複数の第1内部導体層と、同一平面に非接触で並ぶ第1内部導体層と同数の第2内部導体層とを、誘電体層を介して交互に積層して一体化した構造を有していて、誘電体層を介して積層方向で並ぶ第1,第2内部電極層それぞれによって複数の独立コンデンサ部を構成しており、
各独立コンデンサ部の第1,第2内部導体層は同じ側縁の異なる位置に1つの引出部を有していて、各独立コンデンサ部の第1内部導体層の引出部は第1外部電極にそれぞれ接続され、且つ、第2内部導体層の引出部は該第1外部電極と隣接する第2外部電極にそれぞれ接続されており、
各独立コンデンサ部の第1,第2内部導体層の引出部の中心間隔は、隣接する独立コンデンサ部にあって最も隣接する第1,第2内部導体層の引出部の中心間隔よりも狭い、
ことを特徴とする積層コンデンサ。
A multilayer capacitor in which a first external electrode having one polarity and a second external electrode having the other polarity are alternately provided in a non-contact manner on a side surface of a rectangular parallelepiped body,
The main body alternately includes a plurality of first inner conductor layers arranged in a non-contact manner on the same plane, and the same number of first inner conductor layers arranged in a non-contact manner on the same plane as the second inner conductor layers via a dielectric layer. A plurality of independent capacitor portions are configured by the first and second internal electrode layers arranged in the stacking direction via the dielectric layer, and having a structure integrated by stacking,
The first and second inner conductor layers of each independent capacitor portion have one lead portion at different positions on the same side edge, and the lead portion of the first inner conductor layer of each independent capacitor portion serves as the first outer electrode. Each connected, and the lead portion of the second inner conductor layer is connected to the second outer electrode adjacent to the first outer electrode,
The center interval between the lead portions of the first and second inner conductor layers of each independent capacitor portion is narrower than the center interval between the lead portions of the first and second inner conductor layers adjacent to each other in the adjacent independent capacitor portion.
A multilayer capacitor characterized by that.
第1外部電極と第2外部電極は本体の幅方向両側面それぞれに2個ずつ設けられ、
同一平面に非接触で並ぶ第1内部導体層の数は2で、同一平面に非接触で並ぶ第2内部導体層の数は2で、独立コンデンサ部の数は2であり、
引出部は各独立コンデンサ部の第1,第2内部導体層の幅方向両側縁にそれぞれ1個ずつ設けられていて、各独立コンデンサ部の第1内部導体層の一側縁の引出部は本体の一側面の第1外部電極に接続され、且つ、他側縁の引出部は本体の他側面の第1外部電極に接続され、各独立コンデンサ部の第2内部導体層の一側縁の引出部は本体の一側面の第2外部電極に接続され、且つ、他側縁の引出部は本体の他側面の第2外部電極に接続されている、
ことを特徴とする請求項1に記載の積層コンデンサ。
Two first external electrodes and two second external electrodes are provided on each side surface in the width direction of the main body,
The number of first internal conductor layers arranged in a non-contact manner on the same plane is 2, the number of second internal conductor layers arranged in a non-contact manner on the same plane is 2, and the number of independent capacitor portions is 2.
One lead-out portion is provided on each side edge in the width direction of the first and second inner conductor layers of each independent capacitor portion, and the lead-out portion on one side edge of the first inner conductor layer of each independent capacitor portion is the main body. The lead portion on the other side is connected to the first external electrode on the other side of the main body, and the lead on the one side edge of the second internal conductor layer of each independent capacitor portion is connected to the first outer electrode on the other side. The part is connected to the second external electrode on one side of the main body, and the lead-out part on the other side edge is connected to the second external electrode on the other side of the main body.
The multilayer capacitor according to claim 1.
各独立コンデンサ部の第1,第2内部導体層の引出部が接続された第1,第2外部電極の中心間隔は全て等しく、各独立コンデンサ部の第1,第2内部導体層の引出部の中心間隔は該第1,第2外部電極の中心間隔よりも狭い、
ことを特徴とする請求項1または2に記載の積層コンデンサ。
The center intervals of the first and second external electrodes to which the lead portions of the first and second inner conductor layers of each independent capacitor portion are connected are all equal, and the lead portions of the first and second inner conductor layers of each independent capacitor portion are the same. The center interval of is narrower than the center interval of the first and second external electrodes,
The multilayer capacitor according to claim 1 or 2, wherein
各独立コンデンサ部の第1,第2内部導体層の引出部が接続された第1,第2外部電極の中心間隔は、隣接する独立コンデンサ部にあって最も隣接する第1,第2内部導体層の引出部が接続された第1,第2外部電極の中心間隔よりも狭く、
各独立コンデンサ部の第1,第2内部導体層の引出部の中心間隔は、各独立コンデンサ部の第1,第2内部導体層の引出部が接続された第1,第2外部電極の中心間隔よりも狭い、
ことを特徴とする請求項1または2に記載の積層コンデンサ。
The center distance between the first and second external electrodes to which the lead portions of the first and second inner conductor layers of each independent capacitor portion are connected is the first and second inner conductors closest to each other in the adjacent independent capacitor portion. Narrower than the center interval of the first and second external electrodes to which the lead portions of the layers are connected,
The center distance between the lead portions of the first and second internal conductor layers of each independent capacitor portion is the center of the first and second external electrodes to which the lead portions of the first and second internal conductor layers of each independent capacitor portion are connected. Narrower than the interval,
The multilayer capacitor according to claim 1 or 2, wherein
JP2007180785A 2007-07-10 2007-07-10 Multilayer capacitor Active JP5173291B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2007180785A JP5173291B2 (en) 2007-07-10 2007-07-10 Multilayer capacitor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2007180785A JP5173291B2 (en) 2007-07-10 2007-07-10 Multilayer capacitor

Publications (3)

Publication Number Publication Date
JP2009021280A true JP2009021280A (en) 2009-01-29
JP2009021280A5 JP2009021280A5 (en) 2010-08-26
JP5173291B2 JP5173291B2 (en) 2013-04-03

Family

ID=40360700

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007180785A Active JP5173291B2 (en) 2007-07-10 2007-07-10 Multilayer capacitor

Country Status (1)

Country Link
JP (1) JP5173291B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2014132823A1 (en) * 2013-02-28 2014-09-04 デクセリアルズ株式会社 Capacitance device, resonance circuit, and electronic device
WO2016007620A1 (en) * 2014-07-11 2016-01-14 Teradyne, Inc. Controlling signal path inductance in automatic test equipment

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11214249A (en) * 1998-01-29 1999-08-06 Kyocera Corp Thin film capacitor
JP2006086359A (en) * 2004-09-16 2006-03-30 Taiyo Yuden Co Ltd Multilayer ceramic capacitor
JP2006216622A (en) * 2005-02-01 2006-08-17 Murata Mfg Co Ltd Laminated capacitor
JP2007095817A (en) * 2005-09-27 2007-04-12 Tdk Corp Feed-through laminated capacitor array
JP2007123505A (en) * 2005-10-27 2007-05-17 Kyocera Corp Stacked capacitor

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11214249A (en) * 1998-01-29 1999-08-06 Kyocera Corp Thin film capacitor
JP2006086359A (en) * 2004-09-16 2006-03-30 Taiyo Yuden Co Ltd Multilayer ceramic capacitor
JP2006216622A (en) * 2005-02-01 2006-08-17 Murata Mfg Co Ltd Laminated capacitor
JP2007095817A (en) * 2005-09-27 2007-04-12 Tdk Corp Feed-through laminated capacitor array
JP2007123505A (en) * 2005-10-27 2007-05-17 Kyocera Corp Stacked capacitor

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2014132823A1 (en) * 2013-02-28 2014-09-04 デクセリアルズ株式会社 Capacitance device, resonance circuit, and electronic device
WO2016007620A1 (en) * 2014-07-11 2016-01-14 Teradyne, Inc. Controlling signal path inductance in automatic test equipment
KR20170029436A (en) * 2014-07-11 2017-03-15 테라다인 인코퍼레이티드 Controlling signal path inductance in automatic test equipment
US9989584B2 (en) 2014-07-11 2018-06-05 Teradyne, Inc. Controlling signal path inductance in automatic test equipment
KR102361760B1 (en) 2014-07-11 2022-02-14 테라다인 인코퍼레이티드 Controlling signal path inductance in automatic test equipment

Also Published As

Publication number Publication date
JP5173291B2 (en) 2013-04-03

Similar Documents

Publication Publication Date Title
JP4378371B2 (en) Multilayer capacitor
JP4773252B2 (en) Multilayer capacitor
JP2009026872A (en) Multilayer capacitor
JP2017073536A (en) Multilayer inductor
JP4450084B2 (en) Multilayer capacitor and multilayer capacitor mounting structure
JP2007142295A (en) Stacked capacitor
JP4378370B2 (en) Multilayer capacitor
JP4146858B2 (en) Multilayer capacitor
JP3930245B2 (en) Multilayer electronic components
JP2007317786A (en) Multilayer capacitor
JP2011091272A (en) Multilayer capacitor
JP2006286731A (en) Multilayer capacitor
JP2006203168A (en) Laminated capacitor and packaging structure thereof
JP2007042677A (en) Multilayered capacitor
JP4097268B2 (en) Multilayer capacitor
JP3901697B2 (en) Multilayer capacitor
JP6111768B2 (en) Feedthrough capacitor
JP2008047833A (en) Layered penetration capacitor array
JP5173291B2 (en) Multilayer capacitor
JP4091054B2 (en) Multilayer ceramic capacitor
JP5353757B2 (en) Multilayer capacitor
JP6459717B2 (en) Multilayer ceramic capacitor
JP2007294527A (en) Laminated capacitor
JP2007235169A (en) Laminated capacitor and packaging structure thereof
JP4046296B2 (en) Multilayer electronic components

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100708

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20100708

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20120223

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20120228

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20121205

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20121227

R150 Certificate of patent or registration of utility model

Ref document number: 5173291

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250