JP2008283513A - Video circuit - Google Patents

Video circuit Download PDF

Info

Publication number
JP2008283513A
JP2008283513A JP2007126337A JP2007126337A JP2008283513A JP 2008283513 A JP2008283513 A JP 2008283513A JP 2007126337 A JP2007126337 A JP 2007126337A JP 2007126337 A JP2007126337 A JP 2007126337A JP 2008283513 A JP2008283513 A JP 2008283513A
Authority
JP
Japan
Prior art keywords
circuit
negative voltage
voltage
video
charge pump
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2007126337A
Other languages
Japanese (ja)
Other versions
JP4896812B2 (en
Inventor
Toshiro Nakagawa
敏郎 中川
Tsutomu Wakui
努 涌井
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
New Japan Radio Co Ltd
Original Assignee
New Japan Radio Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by New Japan Radio Co Ltd filed Critical New Japan Radio Co Ltd
Priority to JP2007126337A priority Critical patent/JP4896812B2/en
Publication of JP2008283513A publication Critical patent/JP2008283513A/en
Application granted granted Critical
Publication of JP4896812B2 publication Critical patent/JP4896812B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Amplifiers (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To improve the quality of an output video signal and to reduce power consumption by preventing noise and ripple from being superimposed on negative voltage to be supplied as much as possible. <P>SOLUTION: In this video circuit provided with a capacitor C2 for a negative voltage power source, requested by a video processing circuit 10 so that a charge pump circuit 20 may generate negative voltage in the capacitor C2, when the level of the negative voltage generated by the capacitor C2 reaches a lower limit value -V2, a negative voltage generating operation by the charge pump circuit 20 is stopped, and when the level of the negative voltage reaches an upper limit value -V1, the negative voltage generating operation by the charge pump circuit is restarted. <P>COPYRIGHT: (C)2009,JPO&INPIT

Description

本発明は、映像処理回路とチャージポンプ回路を備えた映像回路に係り、特にチャージポンプ回路で発生させた負電圧を映像処理回路の負電源電圧として使用する場合に、その負電圧にノイズが含まれないようにして映像信号品質の悪化を防ぐと共に、消費電力を低減した映像回路に関するものである。   The present invention relates to a video circuit including a video processing circuit and a charge pump circuit. In particular, when a negative voltage generated by the charge pump circuit is used as a negative power supply voltage of the video processing circuit, the negative voltage includes noise. The present invention relates to a video circuit that prevents deterioration of video signal quality and reduces power consumption.

図4にチャージポンプ回路により発生した負電圧を負電源電圧として映像処理回路に供給する従来の映像回路の構成を示す。映像処理回路10は、同期信号を含む入力映像信号のシンクチップとペデスタルのレベルをクランプするクランプ回路11、そのクランプ回路11から出力する映像信号に対して種々の画像処理(色相調整、コントラスト調整、拡大、縮小、エッジ強調、その他の処理)を加える映像信号処理回路12、その映像信号処理回路12の出力信号を映像駆動信号に増幅して例えば75Ωの負荷に供給する出力駆動回路13を有する。出力駆動回路13には、ダイナミックレンジ拡大および出力容量レス化のために、正電源電圧+Vと負電源電圧−Vが電源として供給される。C1は直流カット用のコンデンサ、C2は負電圧供給用のコンデンサである。なお、クランプ回路11と映像信号処理回路12には正電源電圧+Vと接地電圧GNDが印加される。   FIG. 4 shows a configuration of a conventional video circuit that supplies the negative voltage generated by the charge pump circuit to the video processing circuit as a negative power supply voltage. The video processing circuit 10 includes a clamp circuit 11 that clamps a sync chip and a pedestal level of an input video signal including a synchronization signal, and various image processing (hue adjustment, contrast adjustment, video signal output from the clamp circuit 11). A video signal processing circuit 12 for performing enlargement, reduction, edge enhancement, and other processing), and an output drive circuit 13 that amplifies the output signal of the video signal processing circuit 12 to a video drive signal and supplies the amplified signal to, for example, a 75Ω load. The output drive circuit 13 is supplied with a positive power supply voltage + V and a negative power supply voltage −V as power supplies in order to expand the dynamic range and reduce the output capacity. C1 is a DC cut capacitor, and C2 is a negative voltage supply capacitor. The positive power supply voltage + V and the ground voltage GND are applied to the clamp circuit 11 and the video signal processing circuit 12.

50は100KHz前後の周波数のパルスを発生する発振回路である。20はチャージポンプ回路であり、発振回路50から出力する発振信号を入力して、コンデンサC2と協働して負電圧−Vを発生して、映像処理回路10の出力駆動回路13に供給する。   Reference numeral 50 denotes an oscillation circuit that generates a pulse having a frequency of around 100 KHz. A charge pump circuit 20 receives an oscillation signal output from the oscillation circuit 50, generates a negative voltage -V in cooperation with the capacitor C2, and supplies the negative voltage -V to the output drive circuit 13 of the video processing circuit 10.

チャージポンプ回路20は、図6に示すように、充電用コンデンサC3、前記したコンデンサC2、スイッチSW1〜SW4からなり、発振回路50の出力がHレベルのときはスイッチSW1,SW2をオフ、スイッチSW3,SW4をオンにし、LレベルのときはスイッチSW1,SW2をオン、スイッチSW3,SW4をオフにし、これにより、コンデンサC2,C3には図示の極性の電荷が充電され、負電圧−Vが生成される(図5参照)。   As shown in FIG. 6, the charge pump circuit 20 comprises a charging capacitor C3, the above-described capacitor C2, and switches SW1 to SW4. When the output of the oscillation circuit 50 is at the H level, the switches SW1 and SW2 are turned off, and the switch SW3. , SW4 are turned on, and when they are at the L level, the switches SW1, SW2 are turned on, and the switches SW3, SW4 are turned off. As a result, the capacitors C2, C3 are charged with the charges of the polarity shown, and the negative voltage -V is generated. (See FIG. 5).

一方、発振回路を使用せす、入力映像信号から同期信号を抽出し、その同期信号に基づいて連続パルスを生成し、この連続パルスをチャージポンプ回路に入力して、負電圧を生成し、この負電圧をメインアンプ(図4の出力駆動回路13に相当)に供給するようにした特許文献1に記載のアンプがある。   On the other hand, using an oscillation circuit, a synchronization signal is extracted from an input video signal, a continuous pulse is generated based on the synchronization signal, and this continuous pulse is input to a charge pump circuit to generate a negative voltage. There is an amplifier described in Patent Document 1 in which a negative voltage is supplied to a main amplifier (corresponding to the output drive circuit 13 in FIG. 4).

前記した図4に示す映像回路および前記特許文献1によれば、出力駆動回路13やアンプに正電源電圧+Vと負電源電圧−Vが印加されるので、ダイナミックレンジの拡大および出力容量レス化を図ることができる。
特開2005−151468号公報
According to the video circuit shown in FIG. 4 and Patent Document 1 described above, since the positive power supply voltage + V and the negative power supply voltage −V are applied to the output driving circuit 13 and the amplifier, the dynamic range is expanded and the output capacity is reduced. Can be planned.
JP 2005-151468 A

ところが、図4の映像回路では、発振回路50で発生する発振信号に基づきチャージポンプ回路20のスイッチSW1〜SW4のオン/オフが連続的に行われるので、生成される負電圧−Vに対して、入力映像信号の映像期間でもノイズやリップルが重畳し、その影響が出力映像信号にも現れるので、画面上でビートノイズ等を発生させてしまう。   However, in the video circuit of FIG. 4, the switches SW1 to SW4 of the charge pump circuit 20 are continuously turned on / off based on the oscillation signal generated by the oscillation circuit 50, so that the generated negative voltage −V In the video period of the input video signal, noise and ripple are superimposed, and the influence appears in the output video signal, so that beat noise or the like is generated on the screen.

また、特許文献1のアンプにおいても、チャージポンプ回路が連続パルスによって駆動されるので、上記した図4の映像回路と同様に、出力映像信号にそのノイズやリップルが重畳し、画面上でビートノイズ等を発生させてしまう。   Also in the amplifier of Patent Document 1, since the charge pump circuit is driven by continuous pulses, the noise and ripple are superimposed on the output video signal and beat noise on the screen, as in the video circuit of FIG. 4 described above. Etc. will be generated.

さらに、図4の映像回路および特許文献1のアンプは、チャージポンプ回路が常時動作しているので、消費電力が大きいという問題がある。   Furthermore, the video circuit of FIG. 4 and the amplifier of Patent Document 1 have a problem that power consumption is large because the charge pump circuit is always operating.

本発明の目的は、供給する負電圧に極力ノイズやリップルが重畳しないようにして出力映像信号の品質を向上させ、且つ消費電力の削減される映像回路を提供することである。   An object of the present invention is to provide a video circuit that improves the quality of an output video signal and minimizes power consumption by preventing noise and ripple from being superimposed on the supplied negative voltage as much as possible.

上記目的を達成するために、請求項1にかかるの発明の映像回路は、映像処理回路に要求される負電圧電源用のコンデンサを備え、該コンデンサにチャージポンプ回路により負電圧が生成されるようにした映像回路において、前記コンデンサに生成された前記負電圧のレベルが下限値に達すると前記チャージポンプ回路による負電圧生成動作を停止させ、前記負電圧のレベルが前記下限値よりも高い上限値に達すると前記チャージポンプ回路による負電圧生成動作を再開させるようにしたことを特徴とする。
請求項2にかかる発明は、請求項1に記載の映像回路において、前記コンデンサの電圧を検出する電圧検出回路と、該電圧検出回路で検出された電圧が前記下限値に達すると前記チャージポンプ回路による前記負電圧生成動作を停止させ、前記上限値に達すると前記チャージポンプ回路による前記負電圧生成動作を再開させる制御回路とを備えることを特徴とする。
請求項3にかかる発明は、請求項1に記載の映像回路において、前記コンデンサの電圧を検出する電圧検出回路と、該電圧検出回路で検出された電圧が前記下限値に達すると発振動作を停止し、前記上限値に達すると発振動作を再開する発振回路とを備え、該発振回路の出力により前記チャージポンプ回路を駆動するようにしたことを特徴とする。
In order to achieve the above object, a video circuit according to a first aspect of the present invention includes a capacitor for a negative voltage power source required for a video processing circuit, and a negative voltage is generated in the capacitor by a charge pump circuit. In the video circuit, when the level of the negative voltage generated in the capacitor reaches a lower limit value, the negative voltage generation operation by the charge pump circuit is stopped, and the negative voltage level is higher than the lower limit value. In this case, the negative voltage generating operation by the charge pump circuit is resumed when the value reaches.
According to a second aspect of the present invention, in the video circuit according to the first aspect, the voltage detection circuit for detecting the voltage of the capacitor, and the charge pump circuit when the voltage detected by the voltage detection circuit reaches the lower limit value. And a control circuit that stops the negative voltage generation operation by the charge pump circuit and resumes the negative voltage generation operation by the charge pump circuit when the upper limit value is reached.
According to a third aspect of the present invention, in the video circuit according to the first aspect, the voltage detection circuit that detects the voltage of the capacitor, and the oscillation operation is stopped when the voltage detected by the voltage detection circuit reaches the lower limit value. And an oscillation circuit that resumes the oscillation operation when the upper limit value is reached, and the charge pump circuit is driven by the output of the oscillation circuit.

本発明によれば、チャージポンプ回路は、出力負電圧が上限値に達しないうちは動作を再開しないので、極力、ノイズやリップルを抑えることができ、また消費電力も小さくて済む。   According to the present invention, the charge pump circuit does not resume operation until the output negative voltage reaches the upper limit value, so that noise and ripple can be suppressed as much as possible, and power consumption can be reduced.

<第1の実施例>
図1は本発明の第1の実施例の映像回路の構成を示すブロック図、図2はその動作波形図である。映像処理回路10は、図4の構成と同様に、同期信号を含む入力映像信号のシンクチップとペデスタルのレベルをクランプするクランプ回路11、そのクランプ回路11から出力する映像信号に対して種々の画像処理(色相調整、コントラスト調整、拡大、縮小、エッジ強調、その他の処理)を加える映像信号処理回路12、その映像信号処理回路12の出力信号を映像駆動信号に増幅して例えば75Ωの負荷に供給する出力駆動回路13を有する。出力駆動回路13には、ダイナミックレンジ拡大および出力容量レス化のために、正電源電圧+Vと負電源電圧−Vが電源として供給される。C1は直流カット用のコンデンサ、C2は負電圧供給用のコンデンサである。なお、クランプ回路11と映像信号処理回路12には正電源電圧+Vと接地電圧GNDが印加される。
<First embodiment>
FIG. 1 is a block diagram showing a configuration of a video circuit according to a first embodiment of the present invention, and FIG. 2 is an operation waveform diagram thereof. Similar to the configuration of FIG. 4, the video processing circuit 10 includes a clamp circuit 11 for clamping the sync chip and pedestal level of the input video signal including the synchronization signal, and various images for the video signal output from the clamp circuit 11. A video signal processing circuit 12 to which processing (hue adjustment, contrast adjustment, enlargement, reduction, edge enhancement, and other processing) is applied, and an output signal of the video signal processing circuit 12 is amplified to a video drive signal and supplied to, for example, a 75Ω load The output drive circuit 13 is provided. The output drive circuit 13 is supplied with a positive power supply voltage + V and a negative power supply voltage −V as power supplies in order to expand the dynamic range and reduce the output capacity. C1 is a DC cut capacitor, and C2 is a negative voltage supply capacitor. The positive power supply voltage + V and the ground voltage GND are applied to the clamp circuit 11 and the video signal processing circuit 12.

チャージポンプ回路20は、前記した図6に示した回路構成を持ち、スイッチSW1〜SW4のオン/オフにより、負電圧−VをコンデンサC2に生成する。   The charge pump circuit 20 has the circuit configuration shown in FIG. 6 described above, and generates a negative voltage −V in the capacitor C2 by turning on / off the switches SW1 to SW4.

30は電圧検出回路であり、コンデンサC2に充電されている負電圧を入力して、その上限値−V1と下限値−V2を検出する。なお、−V2<−V1、−V1<0、−V2<0である。例えば、+V=5Vであれば、−V=−5V、−V2=−5V、−V1=−4Vである。   Reference numeral 30 denotes a voltage detection circuit which inputs a negative voltage charged in the capacitor C2 and detects an upper limit value -V1 and a lower limit value -V2. Note that -V2 <-V1, -V1 <0, and -V2 <0. For example, if + V = 5V, −V = −5V, −V2 = −5V, and −V1 = −4V.

40は制御回路であり、電圧検出回路30で上限値−V1が検出されると、チャージポンプ回路20のスイッチSW1,SW2をオフし、スイッチSW3,SW4をオンして、コンデンサC3に充電されていた電荷をコンデンサC2に供給する。これにより、コンデンサC2は負電圧が深くなる方向に一挙に充電される。また、下限値V2が検出されると、チャージポンプ回路20のスイッチSW1,SW2をオンし、スイッチSW3,SW4をオフして、コンデンサC3への電荷供給を行う。これにより、コンデンサC2はチャージポンプ回路20から切り離される。   Reference numeral 40 denotes a control circuit. When the upper limit value −V1 is detected by the voltage detection circuit 30, the switches SW1 and SW2 of the charge pump circuit 20 are turned off, the switches SW3 and SW4 are turned on, and the capacitor C3 is charged. The charged electric charge is supplied to the capacitor C2. As a result, the capacitor C2 is charged all at once in the direction of increasing the negative voltage. When the lower limit value V2 is detected, the switches SW1 and SW2 of the charge pump circuit 20 are turned on and the switches SW3 and SW4 are turned off to supply charges to the capacitor C3. As a result, the capacitor C2 is disconnected from the charge pump circuit 20.

したがって、負電圧供給用のコンデンサC2は、その充電電圧が上限値−V1になってから下限値−V2に達する期間のみ充電されるので、連続的に充電が繰り返される従来例と比べて、負電圧−Vに現れるリップル等のノイズ成分が小さくなる。また、そのコンデンサC2への充電は必要時のみ行われるので、消費電力も低減する。   Therefore, since the capacitor C2 for supplying a negative voltage is charged only during the period when the charging voltage reaches the lower limit value -V2 after the upper limit value -V1 is reached, it is negative compared to the conventional example in which charging is repeated continuously. Noise components such as ripples appearing in the voltage −V are reduced. In addition, since the capacitor C2 is charged only when necessary, power consumption is also reduced.

<第2の実施例>
図3は本発明の第2の実施例の映像回路の構成を示すブロック図である。ここでは、制御回路40により図4に示した発振回路50の動作/停止を制御する。すなわち、電圧検出回路30で上限値−V1が検出されると制御回路40により発振回路50を動作させ、下限値−V2が検出されると発振回路50を停止させる。この場合、発振回路50の停止時は、チャージポンプ回路20のスイッチSW1〜SW4については、スイッチSW1,SW2がオンでスイッチSW3,SW4がオフ、あるいはその逆のいずれの状態であってもよい。
<Second embodiment>
FIG. 3 is a block diagram showing the configuration of the video circuit according to the second embodiment of the present invention. Here, the control circuit 40 controls the operation / stop of the oscillation circuit 50 shown in FIG. That is, when the upper limit value −V1 is detected by the voltage detection circuit 30, the control circuit 40 operates the oscillation circuit 50, and when the lower limit value −V2 is detected, the oscillation circuit 50 is stopped. In this case, when the oscillation circuit 50 is stopped, the switches SW1 to SW4 of the charge pump circuit 20 may be in a state where the switches SW1 and SW2 are on and the switches SW3 and SW4 are off or vice versa.

<その他の実施例>
なお、上記各実施例では、チャージポンプ回路20とコンデンサC2で発生した負電圧を映像処理回路10の出力駆動回路13にのみ供給したが、映像信号処理回路12が正負両電源方式である場合には、そこにも供給する。また、チャージポンプ回路20は図6の回路構成のものに限られるものではなく、種々の回路形式のものを適用できる。
<Other examples>
In each of the above embodiments, the negative voltage generated by the charge pump circuit 20 and the capacitor C2 is supplied only to the output drive circuit 13 of the video processing circuit 10. However, when the video signal processing circuit 12 is a positive and negative power source system. Also supply there. Further, the charge pump circuit 20 is not limited to the circuit configuration of FIG. 6, and various circuit types can be applied.

本発明の第1の実施例の映像回路の構成を示すブロック図である。It is a block diagram which shows the structure of the video circuit of 1st Example of this invention. 図1の映像回路の動作波形図である。FIG. 2 is an operation waveform diagram of the video circuit in FIG. 1. 本発明の第2の実施例の映像回路の構成を示すブロック図である。It is a block diagram which shows the structure of the video circuit of the 2nd Example of this invention. 従来の映像回路の構成を示すブロック図である。It is a block diagram which shows the structure of the conventional video circuit. 図4の映像回路の動作波形図である。FIG. 5 is an operation waveform diagram of the video circuit in FIG. 4. チャージポンプ回路の回路図である。It is a circuit diagram of a charge pump circuit.

符号の説明Explanation of symbols

10:映像処理回路、11:クランプ回路、12:映像信号処理回路、13:出力駆動回路
20:チャージポンプ回路
30:電圧検出回路
40:制御回路
50:発振回路
DESCRIPTION OF SYMBOLS 10: Video processing circuit, 11: Clamp circuit, 12: Video signal processing circuit, 13: Output drive circuit 20: Charge pump circuit 30: Voltage detection circuit 40: Control circuit 50: Oscillation circuit

Claims (3)

映像処理回路に要求される負電圧電源用のコンデンサを備え、該コンデンサにチャージポンプ回路により負電圧が生成されるようにした映像回路において、
前記コンデンサに生成された前記負電圧のレベルが下限値に達すると前記チャージポンプ回路による負電圧生成動作を停止させ、前記負電圧のレベルが前記下限値よりも高い上限値に達すると前記チャージポンプ回路による負電圧生成動作を再開させるようにしたことを特徴とする映像回路。
In a video circuit comprising a capacitor for a negative voltage power source required for a video processing circuit, and a negative voltage is generated in the capacitor by a charge pump circuit,
When the level of the negative voltage generated in the capacitor reaches a lower limit value, the negative voltage generation operation by the charge pump circuit is stopped, and when the level of the negative voltage reaches an upper limit value higher than the lower limit value, the charge pump A video circuit, wherein the negative voltage generation operation by the circuit is resumed.
請求項1に記載の映像回路において、
前記コンデンサの電圧を検出する電圧検出回路と、該電圧検出回路で検出された電圧が前記下限値に達すると前記チャージポンプ回路による前記負電圧生成動作を停止させ、前記上限値に達すると前記チャージポンプ回路による前記負電圧生成動作を再開させる制御回路とを備えることを特徴とする映像回路。
The video circuit according to claim 1,
A voltage detection circuit for detecting a voltage of the capacitor; and when the voltage detected by the voltage detection circuit reaches the lower limit value, the negative voltage generation operation by the charge pump circuit is stopped, and when the voltage reaches the upper limit value, the charge detection circuit And a control circuit for resuming the negative voltage generation operation by the pump circuit.
請求項1に記載の映像回路において、
前記コンデンサの電圧を検出する電圧検出回路と、該電圧検出回路で検出された電圧が前記下限値に達すると発振動作を停止し、前記上限値に達すると発振動作を再開する発振回路とを備え、該発振回路の出力により前記チャージポンプ回路を駆動するようにしたことを特徴とする映像回路。
The video circuit according to claim 1,
A voltage detection circuit for detecting the voltage of the capacitor; and an oscillation circuit for stopping the oscillation operation when the voltage detected by the voltage detection circuit reaches the lower limit value and restarting the oscillation operation when the voltage reaches the upper limit value. An image circuit characterized in that the charge pump circuit is driven by the output of the oscillation circuit.
JP2007126337A 2007-05-11 2007-05-11 Video circuit Expired - Fee Related JP4896812B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2007126337A JP4896812B2 (en) 2007-05-11 2007-05-11 Video circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2007126337A JP4896812B2 (en) 2007-05-11 2007-05-11 Video circuit

Publications (2)

Publication Number Publication Date
JP2008283513A true JP2008283513A (en) 2008-11-20
JP4896812B2 JP4896812B2 (en) 2012-03-14

Family

ID=40143949

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007126337A Expired - Fee Related JP4896812B2 (en) 2007-05-11 2007-05-11 Video circuit

Country Status (1)

Country Link
JP (1) JP4896812B2 (en)

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09161480A (en) * 1995-12-01 1997-06-20 Hitachi Ltd Semiconductor integrated circuit device
JPH10239357A (en) * 1997-02-26 1998-09-11 Toshiba Corp Negative voltage detection circuit and nonvolatile semiconductor memory device
JPH10284686A (en) * 1997-03-31 1998-10-23 Hitachi Ltd Semiconductor integrated circuit device
JPH11339470A (en) * 1998-05-25 1999-12-10 Hitachi Ltd Dynamic ram
JP2002343080A (en) * 2001-05-16 2002-11-29 Hitachi Ltd Semiconductor integrated circuit device
JP2005151468A (en) * 2003-11-19 2005-06-09 Sanyo Electric Co Ltd Amplifier
JP2006217454A (en) * 2005-02-07 2006-08-17 Matsushita Electric Ind Co Ltd Semiconductor integrated circuit
WO2007000997A1 (en) * 2005-06-29 2007-01-04 Rohm Co., Ltd. Video signal processing circuit and electronic device with such video signal processing circuit mounted therein

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09161480A (en) * 1995-12-01 1997-06-20 Hitachi Ltd Semiconductor integrated circuit device
JPH10239357A (en) * 1997-02-26 1998-09-11 Toshiba Corp Negative voltage detection circuit and nonvolatile semiconductor memory device
JPH10284686A (en) * 1997-03-31 1998-10-23 Hitachi Ltd Semiconductor integrated circuit device
JPH11339470A (en) * 1998-05-25 1999-12-10 Hitachi Ltd Dynamic ram
JP2002343080A (en) * 2001-05-16 2002-11-29 Hitachi Ltd Semiconductor integrated circuit device
JP2005151468A (en) * 2003-11-19 2005-06-09 Sanyo Electric Co Ltd Amplifier
JP2006217454A (en) * 2005-02-07 2006-08-17 Matsushita Electric Ind Co Ltd Semiconductor integrated circuit
WO2007000997A1 (en) * 2005-06-29 2007-01-04 Rohm Co., Ltd. Video signal processing circuit and electronic device with such video signal processing circuit mounted therein

Also Published As

Publication number Publication date
JP4896812B2 (en) 2012-03-14

Similar Documents

Publication Publication Date Title
JP4932821B2 (en) Power supply device, light emission control device, display device
US6882370B2 (en) Solid-state image pickup apparatus
US10944320B2 (en) Efficient on-chip high-voltage driver circuit for ultrasonic transducer
JP6596558B2 (en) Power conversion device and power conversion system
WO2006022820A3 (en) Method and apparatus for driving a piezoelectric actuator
JP2011188647A (en) Dc/dc converter
US20190348927A1 (en) Vibration drive device capable of switching between frequency control and pulse width control, electronic apparatus, and method of controlling vibration actuator
JP2008035633A (en) Inverter device
JP4896812B2 (en) Video circuit
JP4859503B2 (en) Video circuit
JP2007288863A (en) Power supply control circuit and electronic apparatus
JP2011103717A (en) Resonant converter
JP5058704B2 (en) Video circuit
JP2010035390A (en) Power conversion apparatus
JP3573929B2 (en) Power supply circuit
JP5026737B2 (en) Switching power supply
JP5283518B2 (en) Power converter
JP2003216112A (en) Liquid crystal driving circuit
JP2014072972A (en) Inverter device
JP4859764B2 (en) Video circuit
JP2008118517A (en) Television camera apparatus
JP2008059806A (en) Discharge lamp lighting apparatus
JP2008135266A (en) Discharge lamp lighting device
JP2005304279A (en) Switching power circuit
JP4506781B2 (en) Driving circuit for projector lamp

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20100310

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20110530

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110621

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110811

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20111213

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20111221

R150 Certificate of patent or registration of utility model

Ref document number: 4896812

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150106

Year of fee payment: 3

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees