JP2008199033A - Foreign matter inspecting method and foreign matter inspecting apparatus - Google Patents

Foreign matter inspecting method and foreign matter inspecting apparatus Download PDF

Info

Publication number
JP2008199033A
JP2008199033A JP2008036031A JP2008036031A JP2008199033A JP 2008199033 A JP2008199033 A JP 2008199033A JP 2008036031 A JP2008036031 A JP 2008036031A JP 2008036031 A JP2008036031 A JP 2008036031A JP 2008199033 A JP2008199033 A JP 2008199033A
Authority
JP
Japan
Prior art keywords
inspection
semiconductor wafer
foreign matter
threshold value
intensity
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2008036031A
Other languages
Japanese (ja)
Other versions
JP4733154B2 (en
Inventor
Hiroyuki Yamashita
裕之 山下
Yasunaga Mobara
康永 茂原
Eiji Imai
栄治 今井
Shigeru Abe
茂 阿部
Takahiro Jingu
孝広 神宮
Minoru Noguchi
稔 野口
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi High Tech Corp
Original Assignee
Hitachi High Technologies Corp
Hitachi High Tech Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi High Technologies Corp, Hitachi High Tech Corp filed Critical Hitachi High Technologies Corp
Priority to JP2008036031A priority Critical patent/JP4733154B2/en
Publication of JP2008199033A publication Critical patent/JP2008199033A/en
Application granted granted Critical
Publication of JP4733154B2 publication Critical patent/JP4733154B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Investigating Materials By The Use Of Optical Means Adapted For Particular Applications (AREA)
  • Length Measuring Devices By Optical Means (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide a method of suppressing generation of misinformation without decreasing the detection sensitivity of foreign matters in a whole semiconductor wafer or in chip units. <P>SOLUTION: A laser device 10 irradiates light beams obliquely to the surface of a semiconductor wafer 1, a photoelectric conversion element 20 receives scattered light generated on the surface of the semiconductor wafer 1 and outputs an image signal. An image processing device 120 of a processing unit 100 compares mutual image signals of adjacent chips and outputs the difference. Coefficient tables 132, 133 input coordinate information from a coordinate managing device 140 and output coefficients stored corresponding to the coordinate information. A determination circuit 131 uses a threshold obtained by multiplying a predetermined value by the coefficients inputted from the coefficient tables 132, 133 to determine foreign matters. The coefficients are altered based on results of a preliminary inspection and the threshold is made larger in an inspection for a region where much misinformation has been generated than in the preliminary inspection. <P>COPYRIGHT: (C)2008,JPO&INPIT

Description

本発明は、半導体ウェーハ等の被検査物の表面に存在する異物、きず、欠陥、汚れ等(以下、これらを総称して異物と称す)を検出する異物検査方法及び異物検査装置に係り、特にしきい値を用いて異物が在るか否かの判定を行う異物検査方法及び異物検査装置に関する。   The present invention relates to a foreign matter inspection method and foreign matter inspection apparatus for detecting foreign matter, scratches, defects, dirt, etc. (hereinafter collectively referred to as foreign matter) present on the surface of an object to be inspected such as a semiconductor wafer. The present invention relates to a foreign matter inspection method and a foreign matter inspection apparatus that determine whether foreign matter is present using a threshold value.

半導体ウェーハの異物を検出する異物検査装置は、レーザー光等の光ビームを半導体ウェーハの表面ヘ照射して、半導体ウェーハの表面で発生した反射光又は散乱光を検出することにより、半導体ウェーハの表面に存在する異物を検出するものである。半導体ウェーハの表面に各チップを構成するパターンが形成されている場合、通常、検出した反射光又は散乱光の強度から画像信号を作成し、隣接するチップの画像信号又は予め用意した良品のチップの画像信号と比較して、両者の相違がしきい値以上である場合に異物と判定している。従来、判定の際のしきい値は半導体ウェーハ全体で一定であったが、近年、チップ毎にしきい値を定める方法が提案されている。   A foreign matter inspection apparatus for detecting foreign matter on a semiconductor wafer irradiates the surface of the semiconductor wafer with a light beam such as a laser beam and detects reflected light or scattered light generated on the surface of the semiconductor wafer, thereby detecting the surface of the semiconductor wafer. Is to detect foreign matter present in the. When a pattern constituting each chip is formed on the surface of the semiconductor wafer, an image signal is usually created from the detected intensity of reflected or scattered light, and an image signal of an adjacent chip or a good chip prepared in advance is generated. Compared with the image signal, if the difference between the two is equal to or greater than a threshold value, it is determined as a foreign object. Conventionally, the threshold value at the time of determination is constant for the entire semiconductor wafer, but in recent years, a method for determining a threshold value for each chip has been proposed.

異物を判定する際のしきい値を小さくすると、より微小な異物の検出が可能となる一方、
異物でないものを誤って異物として検出するいわゆる虚報が多く発生する。特に、半導体ウェーハは製造工程の関係から膜厚が同心円状に変化するため、反射光又は散乱光の強度のばらつきが半導体ウェーハの中心部付近と外周部付近とで異なり、半導体ウェーハの外周部付近で虚報が多く発生することがあった。また、1つのチップ内でも、形成されたパターンの種類や密度の違いによって反射光又は散乱光の強度のばらつきが異なり、部分的に虚報が多く発生することがあった。
If the threshold for judging foreign objects is reduced, it will be possible to detect even smaller foreign objects,
There are many so-called false reports that erroneously detect non-foreign matter as foreign matter. In particular, since the thickness of semiconductor wafers changes concentrically due to the manufacturing process, the intensity variation of reflected or scattered light differs between the vicinity of the center and the periphery of the semiconductor wafer, and the vicinity of the periphery of the semiconductor wafer. There were many cases of false information. Even within one chip, variations in the intensity of reflected light or scattered light differ depending on the type and density of the formed pattern, and a large amount of false information may be generated partially.

このため、従来、半導体ウェーハ全体又はチップ毎に定められたしきい値を大きくすることにより、虚報の発生を抑制していた。しかしながら、しきい値を大きくすると、半導体ウェーハ全体又はチップ単位での異物の検出感度が低下するという問題があった。   For this reason, conventionally, the occurrence of false information has been suppressed by increasing the threshold value determined for the entire semiconductor wafer or for each chip. However, when the threshold value is increased, there is a problem that the detection sensitivity of foreign matters in the whole semiconductor wafer or in units of chips is lowered.

本発明は、半導体ウェーハ全体又はチップ単位での異物の検出感度を低下させることなく、虚報の発生を抑制することを目的とする。   An object of the present invention is to suppress the generation of false information without deteriorating the detection sensitivity of foreign matters in the whole semiconductor wafer or in units of chips.

本発明の異物検査方法は、検査光を被検査物へ照射し、被検査物の表面で発生した反射光又は散乱光の強度と検査領域内での位置とを検出し、しきい値を用いて、検出された反射光又は散乱光の強度から被検査物の表面に異物が在るか否かの判定を行う異物検査方法であって、予備検査を行って、発生した虚報の位置を確認し、検査領域を予備検査で発生した虚報の密度に応じて複数に分割し、分割された複数の領域毎に異なるしきい値を用いて、検出された反射光又は散乱光の強度から被検査物の表面に異物が在るか否かの判定を行うものである。   The foreign matter inspection method of the present invention irradiates an inspection object with an inspection light, detects the intensity of reflected or scattered light generated on the surface of the inspection object and the position in the inspection area, and uses a threshold value. A foreign matter inspection method for determining whether foreign matter is present on the surface of an object to be inspected based on the intensity of detected reflected light or scattered light, and performing preliminary inspection to confirm the position of the generated false information Then, the inspection area is divided into a plurality according to the density of the false information generated in the preliminary inspection, and a different threshold is used for each of the divided areas, and the inspection target is inspected from the intensity of the detected reflected light or scattered light. It is determined whether or not there is a foreign object on the surface of the object.

また、本発明の異物検査装置は、検査光を被検査物へ照射する照射手段と、被検査物の表面で発生した反射光又は散乱光の強度を検出する強度検出手段と、反射光又は散乱光の検査領域内での位置を検出する位置検出手段と、位置検出手段の検出結果に基づき、検査領域を分割した複数の領域毎に異なるしきい値を用いて、強度検出手段で検出された反射光又は散乱光の強度から被検査物の表面に異物が在るか否を判定する処理手段とを備えたものである。   Further, the foreign matter inspection apparatus of the present invention includes an irradiation means for irradiating the inspection object with the inspection light, an intensity detection means for detecting the intensity of the reflected light or scattered light generated on the surface of the inspection object, and the reflected light or scattering. Based on the detection result of the position detection means for detecting the position of the light in the inspection area and the detection result of the position detection means, the intensity detection means is detected using different threshold values for each of the plurality of areas obtained by dividing the inspection area. And processing means for determining whether or not there is a foreign substance on the surface of the inspection object from the intensity of the reflected light or scattered light.

まず、予備検査を行い、予備検査の結果をレビューして、発生した虚報の位置を確認する。そして、検査領域を予備検査で発生した虚報の密度に応じて複数に分割し、本検査では、予備検査で虚報が多く発生した領域で用いるしきい値を、予備検査で虚報の発生が少なかった領域で用いるしきい値よりも大きくする。これにより、半導体ウェーハ全体又はチップ単位での異物の検出感度が低下することなく、予備検査で虚報が多く発生した領域での虚報の発生が抑制される。   First, the preliminary inspection is performed, the result of the preliminary inspection is reviewed, and the position of the generated false alarm is confirmed. And, the inspection area was divided into multiple according to the density of the false alarms generated in the preliminary inspection, and in this inspection, the threshold used in the area where a lot of false alarms occurred in the preliminary inspection was less likely to occur in the preliminary inspection. It is larger than the threshold value used in the region. Thereby, the generation | occurrence | production of the false information in the area | region where many false information generate | occur | produced by the preliminary inspection is suppressed, without the detection sensitivity of the foreign material in the whole semiconductor wafer or a chip unit falling.

さらに、本発明の異物検査方法は、被検査物である半導体ウェーハ全体の検査領域を同心円状に複数の領域に分割するものである。また、本発明の異物検査装置は、処理手段が、被検査物である半導体ウェーハ全体の検査領域を同心円状に分割した複数の領域毎に異なるしきい値を用いるものである。半導体ウェーハは、製造方法の関係で膜厚が同心円状に変化するため、外周部付近で虚報が多く発生することがある。半導体ウェーハ全体の検査領域を同心円状に複数の領域に分割し、外周部付近の検査で用いるしきい値を、中心部付近の検査で用いるしきい値よりも大きくすることにより、半導体ウェーハの膜厚の変化に起因する虚報の発生が抑制される。   Furthermore, the foreign matter inspection method of the present invention divides the inspection region of the entire semiconductor wafer, which is the inspection object, into a plurality of regions concentrically. In the foreign matter inspection apparatus of the present invention, the processing means uses a different threshold value for each of a plurality of regions obtained by concentrically dividing the inspection region of the entire semiconductor wafer that is the object to be inspected. Since the film thickness of a semiconductor wafer changes concentrically due to the manufacturing method, many false alarms may occur near the outer periphery. By dividing the inspection area of the entire semiconductor wafer into a plurality of areas concentrically, the threshold value used for the inspection near the outer peripheral portion is made larger than the threshold value used for the inspection near the central portion, thereby forming a film on the semiconductor wafer. The generation of false information due to the change in thickness is suppressed.

さらに、本発明の異物検査方法は、被検査物である半導体ウェーハ上に形成されたチップ内の検査領域を複数の領域に分割するものである。また、本発明の異物検査装置は、処理手段が、被検査物である半導体ウェーハ上に形成されたチップ内の検査領域を分割した複数の領域毎に異なるしきい値を用いるものである。同一チップ内でも、形成されたパターンの種類や密度の違いによって部分的に虚報が多く発生することがある。チップ内の検査領域を複数の領域に分割し、虚報が多く発生した領域の検査で用いるしきい値を、他の領域の検査で用いるしきい値よりも大きくすることにより、パターンの種類や密度の違いに起因する虚報の発生が抑制される。   Furthermore, the foreign matter inspection method of the present invention divides an inspection region in a chip formed on a semiconductor wafer as an inspection object into a plurality of regions. In the foreign matter inspection apparatus of the present invention, the processing means uses a different threshold value for each of a plurality of regions obtained by dividing the inspection region in the chip formed on the semiconductor wafer as the inspection object. Even in the same chip, a lot of false information may be generated due to the difference in the type and density of the formed pattern. By dividing the inspection area in the chip into multiple areas and making the threshold used in the inspection of the area where a lot of false alarms occur larger than the threshold used in the inspection of other areas, the pattern type and density Occurrence of false information due to the difference is suppressed.

本発明によれば、半導体ウェーハ全体又はチップ単位での異物の検出感度を低下させることなく、虚報の発生を抑制することができる。   According to the present invention, it is possible to suppress the occurrence of false information without reducing the detection sensitivity of foreign matter in the whole semiconductor wafer or in units of chips.

以下、本発明の実施の形態を添付図面に従って説明する。図1は、本発明の一実施の形態による異物検査装置の概略構成を示す図である。本実施の形態の異物検査装置は、レーザー装置10、光電変換素子20、Xスケール30、Yスケール40、及び処理装置100を含んで構成されている。   Hereinafter, embodiments of the present invention will be described with reference to the accompanying drawings. FIG. 1 is a diagram showing a schematic configuration of a foreign matter inspection apparatus according to an embodiment of the present invention. The foreign substance inspection apparatus according to the present embodiment includes a laser apparatus 10, a photoelectric conversion element 20, an X scale 30, a Y scale 40, and a processing apparatus 100.

レーザー装置10は、検査光として所定の波長のレーザー光を発生し、その光ビームを被検査物である半導体ウェーハ1の表面へ斜めに照射する。表面にチップ2が形成された半導体ウェーハ1は、図示しないウェーハテーブル上に搭載されており、ウェーハテーブルがY方向及びX方向へ移動することによって、レーザー装置10から照射された光ビームが半導体ウェーハ1の表面を走査する。   The laser device 10 generates laser light having a predetermined wavelength as inspection light, and irradiates the surface of the semiconductor wafer 1 that is an object to be inspected obliquely. The semiconductor wafer 1 having the chip 2 formed on the surface is mounted on a wafer table (not shown), and the wafer table moves in the Y direction and the X direction, so that the light beam emitted from the laser device 10 is converted into the semiconductor wafer. 1 surface is scanned.

図2は、異物検査装置の光ビームの走査を説明する図である。半導体ウェーハ1を搭載したウェーハテーブルがY方向へ移動すると、レーザー装置10から照射された光ビームが、半導体ウェーハ1上に形成されたチップ2a,2b,2c,2dの表面を矢印S1で示す方向に移動して、1ラインの走査が行われる。次に、ウェーハテーブルがX方向へ移動すると、走査ラインがX方向へ移動する。そして、ウェーハテーブルがY方向を前と反対向きに移動すると、光ビームがチップ2d,2c,2b,2aの表面を矢印S2で示す方向に移動して、次のラインの走査が行われる。これらの動作を繰り返すことにより、半導体ウェーハ1の表面全体の走査が行われる。   FIG. 2 is a diagram for explaining scanning of the light beam of the foreign substance inspection apparatus. When the wafer table on which the semiconductor wafer 1 is mounted moves in the Y direction, the light beam emitted from the laser device 10 is directed in the direction indicated by the arrow S1 on the surfaces of the chips 2a, 2b, 2c, and 2d formed on the semiconductor wafer 1. 1 line is scanned. Next, when the wafer table moves in the X direction, the scanning line moves in the X direction. When the wafer table moves in the Y direction opposite to the previous direction, the light beam moves on the surfaces of the chips 2d, 2c, 2b, and 2a in the direction indicated by the arrow S2, and the next line is scanned. By repeating these operations, the entire surface of the semiconductor wafer 1 is scanned.

図1において、半導体ウェーハ1の表面へ斜めに照射された光ビームは、半導体ウェーハ1の表面のパターンや異物で散乱されて、散乱光が発生する。光電変換素子20は、例えば光電子増倍管(フォトマルチプライヤ)等から成り、半導体ウェーハ1の表面で発生した散乱光を受光して、その強度を電気信号に変換し、画像信号として処理装置100へ出力する。Xスケール30及びYスケール40は、例えばレーザースケール等から成り、半導体ウェーハ1のX方向位置及びY方向位置をそれぞれ検出して、その位置情報を処理装置100へ出力する。   In FIG. 1, the light beam applied obliquely to the surface of the semiconductor wafer 1 is scattered by a pattern or foreign matter on the surface of the semiconductor wafer 1 to generate scattered light. The photoelectric conversion element 20 is composed of, for example, a photomultiplier tube (photomultiplier) or the like. The photoelectric conversion element 20 receives scattered light generated on the surface of the semiconductor wafer 1, converts the intensity thereof into an electrical signal, and processes the image as an image signal. Output to. The X scale 30 and the Y scale 40 are made of, for example, a laser scale, and detect the position in the X direction and the position in the Y direction of the semiconductor wafer 1, respectively, and output the position information to the processing apparatus 100.

処理装置100は、A/D変換器110、画像処理装置120、異物判定装置130、座標管理装置140、及び検査結果記憶装置150を含んで構成されている。A/D変換器110は、光電変換素子20から入力したアナログ信号の画像信号を、ディジタル信号の画像信号に変換して出力する。   The processing device 100 includes an A / D converter 110, an image processing device 120, a foreign matter determination device 130, a coordinate management device 140, and an inspection result storage device 150. The A / D converter 110 converts the analog image signal input from the photoelectric conversion element 20 into a digital image signal and outputs it.

画像処理装置120は、例えば遅延回路と差分検出回路とを含んで構成される。遅延回路は、A/D変換器110から画像信号を入力して遅延することにより、図2に示した走査で現在光ビームが照射されているチップの1つ前の既に光ビームの照射が終了したチップの画像信号を出力する。差分検出回路は、A/D変換器110からの画像信号と遅延回路からの画像信号とを入力し、両者の差分を検出して出力する。これにより画像処理装置120は、隣接するチップ相互の画像信号の比較を行う。チップの表面に異物が存在する場合、異物により発生した散乱光が、隣接するチップ相互の画像信号の差分となって現れる。   The image processing apparatus 120 includes, for example, a delay circuit and a difference detection circuit. The delay circuit inputs the image signal from the A / D converter 110 and delays it, so that the irradiation of the light beam immediately before the chip currently irradiated with the light beam in the scanning shown in FIG. The image signal of the chip is output. The difference detection circuit receives the image signal from the A / D converter 110 and the image signal from the delay circuit, and detects and outputs the difference between the two. As a result, the image processing apparatus 120 compares image signals between adjacent chips. When a foreign substance exists on the surface of a chip, scattered light generated by the foreign substance appears as a difference between image signals of adjacent chips.

なお、画像処理装置120は、遅延回路の代わりに予め用意した良品のチップの画像信号のデータを記憶したメモリを備え、良品のチップの画像信号との比較を行うようにしてもよい。   Note that the image processing device 120 may include a memory that stores image signal data of a good chip prepared in advance, instead of the delay circuit, and may perform comparison with the image signal of a good chip.

異物判定装置130は、判定回路131及び係数テーブル132,133を含んで構成されている。係数テーブル132,133には、しきい値を変更するための係数が座標情報と対応付けて格納されている。係数テーブル132,133は、後述する座標管理装置140からの座標情報を入力して、その座標情報に対応付けて格納されている係数を、判定回路131へ出力する。   The foreign matter determination device 130 includes a determination circuit 131 and coefficient tables 132 and 133. In the coefficient tables 132 and 133, coefficients for changing threshold values are stored in association with coordinate information. Coefficient tables 132 and 133 receive coordinate information from a coordinate management device 140 described later, and output coefficients stored in association with the coordinate information to the determination circuit 131.

判定回路131には、画像処理装置120から隣接するチップ相互の画像信号の差分が入力され、係数テーブル132,133からしきい値を変更するための係数が入力される。判定回路131は、予め定められた値に係数テーブル132,133から入力した係数を掛け算して、しきい値を作成する。そして、画像信号の差分としきい値とを比較し、差分がしきい値以上である場合に異物と判定して、検査結果を検査結果記憶装置150へ出力する。判定回路131はまた、判定に用いたしきい値の情報を検査結果記憶装置150へ出力する。   A difference between image signals between adjacent chips is input from the image processing apparatus 120 to the determination circuit 131, and a coefficient for changing the threshold value is input from the coefficient tables 132 and 133. The determination circuit 131 multiplies a predetermined value by the coefficient input from the coefficient tables 132 and 133 to create a threshold value. Then, the difference between the image signals is compared with a threshold value, and when the difference is equal to or larger than the threshold value, it is determined as a foreign object, and the inspection result is output to the inspection result storage device 150. The determination circuit 131 also outputs threshold information used for determination to the inspection result storage device 150.

座標管理装置140は、Xスケール30及びYスケール40から入力した半導体ウェーハ1の位置情報に基づき、半導体ウェーハ1上の現在光ビームが照射されている位置のX座標及びY座標を検出して、その座標情報を出力する。   The coordinate management device 140 detects the X coordinate and the Y coordinate of the position irradiated with the current light beam on the semiconductor wafer 1 based on the position information of the semiconductor wafer 1 input from the X scale 30 and the Y scale 40, The coordinate information is output.

検査結果記憶装置150は、異物判定装置130から入力した検査結果と、座標管理装置140から入力した座標情報とを対応付けて記憶する。検査結果記憶装置150はまた、異物判定装置130から入力したしきい値の情報を、検査結果又は座標情報と対応付けて記憶する。   The inspection result storage device 150 stores the inspection result input from the foreign matter determination device 130 and the coordinate information input from the coordinate management device 140 in association with each other. The inspection result storage device 150 also stores the threshold information input from the foreign matter determination device 130 in association with the inspection result or coordinate information.

以上の構成において、まず、半導体ウェーハ全体の検査領域において、部分的にしきい値を変更する場合について説明する。   In the above configuration, first, a case where the threshold value is partially changed in the inspection region of the entire semiconductor wafer will be described.

最初に、半導体ウェーハ1の表面全体について予備検査を行う。このとき、異物判定装置130の係数テーブル132,133に格納されている係数の値を全て1とし、判定回路131は一定のしきい値を用いて判定を行う。この予備検査は、1つ又はいくつかのサンプルについて行ってもよく、また検査毎又は一定間隔で行ってもよい。   First, a preliminary inspection is performed on the entire surface of the semiconductor wafer 1. At this time, all the coefficient values stored in the coefficient tables 132 and 133 of the foreign substance determination device 130 are set to 1, and the determination circuit 131 performs determination using a certain threshold value. This preliminary inspection may be performed on one or several samples, and may be performed every inspection or at regular intervals.

続いて、予備検査の結果をレビューして、予備検査で検出されたもののうち、異物と、異物でないものを誤って検出した虚報とを分類する。そして、半導体ウェーハ1内の虚報の分布を示すマップを作成する。図3(a)は、予備検査時の虚報の半導体ウェーハ内での分布の一例を示す図である。この例では、虚報3が半導体ウェーハ1の外周部付近に多く発生し、境界4aをはさんだ半導体ウェーハ1の中心部付近には発生していない。そこでこの例では、半導体ウェーハ全体の検査領域を境界4aにより2つの領域に分割する。図3(b)は、半導体ウェーハ内の分割された領域の一例を示す図である。図3(b)において、斜線の部分は境界4aの外側の虚報が多く発生した領域を示し、斜線のない部分は境界4aの内側の虚報の発生が少なかった領域を示している。   Subsequently, the result of the preliminary inspection is reviewed to classify foreign matters and false reports in which non-foreign matters are erroneously detected among those detected in the preliminary inspection. Then, a map showing the distribution of false information in the semiconductor wafer 1 is created. FIG. 3A is a diagram showing an example of the distribution of the false information during the preliminary inspection in the semiconductor wafer. In this example, many false reports 3 occur near the outer periphery of the semiconductor wafer 1 and do not occur near the center of the semiconductor wafer 1 across the boundary 4a. Therefore, in this example, the inspection area of the entire semiconductor wafer is divided into two areas by the boundary 4a. FIG. 3B is a diagram illustrating an example of a divided region in the semiconductor wafer. In FIG. 3B, the hatched portion indicates a region where a large amount of false information is generated outside the boundary 4a, and the non-shaded portion indicates a region where a small amount of false information is generated inside the boundary 4a.

続いて、検査結果記憶装置150に記憶された予備検査時のしきい値を確認し、係数テーブル132に格納されている係数を、図3(b)に示した境界4aの外側の領域では虚報が発生しないように1より大きな値とし、境界4aの内側の領域では1のままとする。そして、半導体ウェーハの表面全体について本検査を行う。判定回路131は、図3(b)に示した境界4aの外側の領域では予備検査時より大きなしきい値を用いて判定を行い、境界4aの内側の領域では予備検査時と同じしきい値を用いて判定を行う。   Subsequently, the threshold value at the time of the preliminary inspection stored in the inspection result storage device 150 is confirmed, and the coefficient stored in the coefficient table 132 is falsely reported in the area outside the boundary 4a shown in FIG. Is set to a value larger than 1 so as not to occur, and remains 1 in the region inside the boundary 4a. And this test | inspection is performed about the whole surface of a semiconductor wafer. The determination circuit 131 performs determination using a threshold value larger than that in the preliminary inspection in the region outside the boundary 4a shown in FIG. 3B, and the same threshold value as in the preliminary inspection in the region inside the boundary 4a. Make a determination using.

図4(a)は予備検査時の画像信号の差分としきい値との一例を示す図、図4(b)は本検査時の画像信号の差分としきい値との一例を示す図である。これは、図3(b)に示した境界4aの外側の領域において、1ラインの走査で画像信号の差分が変化する様子を表したものである。そして、Aは異物により差分が増加した部分、B,Cは半導体ウェーハ1の膜厚の変化等により差分が増加した部分である。予備検査時は、図4(a)に示すように、Aの部分がしきい値を上回って検出される他、B,Cの部分もしきい値を上回って虚報として検出される。これに対し、本検査時は、図4(b)に示すように、Aの部分のみがしきい値を上回って検出され、B,Cの部分の虚報は発生しない。   FIG. 4A is a diagram illustrating an example of a difference between image signals and a threshold value during preliminary inspection, and FIG. 4B is a diagram illustrating an example of a difference between image signals and threshold value during main inspection. This shows how the difference between the image signals changes in one line scan in the region outside the boundary 4a shown in FIG. A is a portion where the difference is increased due to the foreign matter, and B and C are portions where the difference is increased due to a change in the film thickness of the semiconductor wafer 1 or the like. At the time of the preliminary inspection, as shown in FIG. 4A, the portion A is detected above the threshold, and the portions B and C are also detected as false information above the threshold. On the other hand, at the time of the main inspection, as shown in FIG. 4B, only the portion A is detected exceeding the threshold value, and the false information of the portions B and C is not generated.

なお、本実施の形態では、半導体ウェーハ全体の検査領域を2つの領域に分割していたが、本発明はこれに限らず、予備検査で発生した虚報の密度に応じて、半導体ウェーハ全体の検査領域を3つ以上の領域に分割してもよい。   In this embodiment, the inspection area of the entire semiconductor wafer is divided into two areas. However, the present invention is not limited to this, and the inspection of the entire semiconductor wafer is performed according to the density of false information generated in the preliminary inspection. The area may be divided into three or more areas.

本実施の形態によれば、半導体ウェーハ全体の検査領域を同心円状に複数の領域に分割し、外周部付近の検査で用いるしきい値を、中心部付近の検査で用いるしきい値よりも大きくすることにより、半導体ウェーハの膜厚の変化に起因する虚報の発生を抑制することができる。   According to the present embodiment, the inspection region of the entire semiconductor wafer is concentrically divided into a plurality of regions, and the threshold value used for the inspection near the outer peripheral portion is larger than the threshold value used for the inspection near the central portion. By doing so, it is possible to suppress the occurrence of false information due to the change in the film thickness of the semiconductor wafer.

次に、チップ内の検査領域において、部分的にしきい値を変更する場合について説明する。   Next, a case where the threshold value is partially changed in the inspection area in the chip will be described.

最初に、半導体ウェーハ1の表面全体について予備検査を行う。このとき、異物判定装置130の係数テーブル133に格納されている係数の値を全て1とし、判定回路131は予め定められた値に係数テーブル132から入力した係数を掛け算して得たしきい値を用いて判定を行う。この予備検査は、1つ又はいくつかのサンプルについて行ってもよく、また検査毎又は一定間隔で行ってもよい。   First, a preliminary inspection is performed on the entire surface of the semiconductor wafer 1. At this time, all the values of the coefficients stored in the coefficient table 133 of the foreign substance determination device 130 are set to 1, and the determination circuit 131 obtains a threshold value obtained by multiplying a predetermined value by the coefficient input from the coefficient table 132. Make a determination using. This preliminary inspection may be performed on one or several samples, and may be performed every inspection or at regular intervals.

続いて、予備検査の結果をチップ毎に区分けして、全チップの予備検査の結果を重ね合わせる。図5(a)は、重ね合わせた予備検査の結果のチップ内での分布の一例を示す図である。この例では、予備検査の結果が境界4b,4cで囲まれた部分に密集している。このように予備検査の結果が密集している部分について、予備検査の結果をレビューして、予備検査で検出されたもののうち、異物と、異物でないものを誤って検出した虚報とを分類する。そして、予備検査の結果が主に虚報であった場合、図5(a)の例ではチップ2内の検査領域を境界4b,4cにより3つの領域に分割する。図5(b)は、チップ内の分割された領域の一例を示す図である。図5(b)において、斜線の部分は境界4b,4cの内側の虚報が多く発生した領域を示し、斜線のない部分は境界4b,4cの外側の虚報の発生が少なかった領域を示している。   Subsequently, the preliminary inspection results are divided for each chip, and the preliminary inspection results of all the chips are overlapped. FIG. 5A is a diagram showing an example of the distribution in the chip as a result of the superimposed preliminary inspection. In this example, the results of the preliminary inspection are concentrated in the portion surrounded by the boundaries 4b and 4c. As described above, for the portion where the results of the preliminary inspection are concentrated, the result of the preliminary inspection is reviewed to classify foreign matters and false reports in which non-foreign matters are erroneously detected among those detected in the preliminary inspection. When the result of the preliminary inspection is mainly false information, the inspection area in the chip 2 is divided into three areas by the boundaries 4b and 4c in the example of FIG. FIG. 5B is a diagram illustrating an example of a divided area in the chip. In FIG. 5 (b), the hatched portion indicates a region where a large amount of false information is generated inside the boundaries 4b and 4c, and the portion without a hatched portion indicates a region where the generation of false information outside the boundaries 4b and 4c is small. .

続いて、検査結果記憶装置150に記憶された予備検査で虚報が発生した時のしきい値を確認し、係数テーブル133に格納されている係数を、図5(b)に示した境界4b,4cの内側の領域では虚報が発生しないように1より大きな値とし、境界4b,4cの外側の領域では1のままとする。このとき、境界4bの内側の領域と境界4cの内側の領域とでは、虚報の密度に応じて異なる係数とする。そして、半導体ウェーハの表面全体について本検査を行う。判定回路131は、図5(b)に示した境界4b,4cの内側の領域では予備検査時より大きなしきい値を用いて判定を行い、境界4b,4cの外側の領域では予備検査時と同じしきい値を用いて判定を行う。   Subsequently, the threshold value when the false alarm is generated in the preliminary inspection stored in the inspection result storage device 150 is confirmed, and the coefficient stored in the coefficient table 133 is changed to the boundary 4b, It is set to a value larger than 1 so that false information does not occur in the area inside 4c, and remains 1 in the area outside the boundaries 4b and 4c. At this time, a different coefficient is set for the area inside the boundary 4b and the area inside the boundary 4c depending on the density of the false alarm. And this test | inspection is performed about the whole surface of a semiconductor wafer. The determination circuit 131 performs determination using a threshold value larger than that in the preliminary inspection in the regions inside the boundaries 4b and 4c shown in FIG. 5B, and in the region outside the boundaries 4b and 4c, Judgment is performed using the same threshold value.

なお、本実施の形態では、チップ内の検査領域を3つの領域に分割していたが、本発明はこれに限らず、予備検査で発生した虚報の密度に応じて、チップ内の検査領域を2つ又は4つ以上の領域に分割してもよい。   In this embodiment, the inspection area in the chip is divided into three areas. However, the present invention is not limited to this, and the inspection area in the chip is changed according to the density of false alarms generated in the preliminary inspection. You may divide | segment into 2 or 4 or more area | regions.

本実施の形態によれば、チップ内の検査領域を複数の領域に分割し、虚報が多く発生した領域の検査で用いるしきい値を、他の領域の検査で用いるしきい値よりも大きくすることにより、パターンの種類や密度の違いに起因する虚報の発生を抑制することができる。   According to the present embodiment, the inspection area in the chip is divided into a plurality of areas, and the threshold value used in the inspection of the area in which many false alarms are generated is larger than the threshold value used in the inspection of other areas. Thus, it is possible to suppress the occurrence of false information due to the difference in pattern type and density.

以上説明した本実施の形態によれば、検査結果の他に判定に用いたしきい値を記憶することにより、しきい値の見直しを容易に行うことができる。   According to the present embodiment described above, the threshold value can be easily reviewed by storing the threshold value used for determination in addition to the inspection result.

なお、以上説明した実施の形態では、異物判定装置において、しきい値を変更するための係数をテーブルに格納する構成としていたが、判定回路で用いるしきい値自体をテーブルに格納する構成としてもよい。   In the embodiment described above, the foreign substance determination apparatus is configured to store the coefficient for changing the threshold value in the table, but the threshold value itself used in the determination circuit may be stored in the table. Good.

また、以上説明した実施の形態では、半導体ウェーハの表面からの散乱光による暗視野画像を用いた異物検査方法及び異物検査装置について説明したが、本発明は、半導体ウェーハの表面からの反射光による明視野画像を用いた異物検査方法及び異物検査装置にも適用できる。   In the embodiment described above, the foreign substance inspection method and the foreign substance inspection apparatus using the dark field image by the scattered light from the surface of the semiconductor wafer have been described. However, the present invention is based on the reflected light from the surface of the semiconductor wafer. The present invention can also be applied to a foreign matter inspection method and a foreign matter inspection apparatus using a bright field image.

本発明は、半導体ウェーハの検査に限らず、様々な物体の表面のきず、欠陥、汚れ等の検査に広く適用することができる。   The present invention is not limited to inspection of semiconductor wafers, and can be widely applied to inspection of scratches, defects, dirt, etc. on the surface of various objects.

本発明の一実施の形態による異物検査装置の概略構成を示す図である。It is a figure which shows schematic structure of the foreign material inspection apparatus by one embodiment of this invention. 異物検査装置の光ビームの走査を説明する図である。It is a figure explaining the scanning of the light beam of a foreign material inspection apparatus. 図3(a)は予備検査時の虚報の半導体ウェーハ内での分布の一例を示す図、図3(b)は半導体ウェーハ内の分割された領域の一例を示す図である。FIG. 3A is a view showing an example of the distribution of the false information at the time of the preliminary inspection in the semiconductor wafer, and FIG. 3B is a view showing an example of the divided area in the semiconductor wafer. 図4(a)は予備検査時の画像信号の差分としきい値との一例を示す図、図4(b)本検査時の画像信号の差分としきい値との一例を示す図である。FIG. 4A is a diagram illustrating an example of a difference between image signals and a threshold value during preliminary inspection, and FIG. 4B is a diagram illustrating an example of a difference between image signals and threshold value during main inspection. 図5(a)は重ね合わせた予備検査の結果のチップ内での分布の一例を示す図、図5(b)はチップ内の分割された領域の一例を示す図である。FIG. 5A is a diagram showing an example of the distribution in the chip as a result of the superimposed preliminary inspection, and FIG. 5B is a diagram showing an example of a divided area in the chip.

符号の説明Explanation of symbols

1…半導体ウェーハ
2,2a,2b,2c,2d…チップ
3…虚報
4a,4b,4c…境界
10…レーザー装置
20…光電変換素子
30…Xスケール
40…Yスケール
100…処理装置
110…A/D変換器
120…画像処理装置
130…異物判定装置
131…判定回路
132,133…係数テーブル
140…座標管理装置
150…検査結果記憶装置。
DESCRIPTION OF SYMBOLS 1 ... Semiconductor wafer 2, 2a, 2b, 2c, 2d ... Chip 3 ... False information 4a, 4b, 4c ... Boundary 10 ... Laser apparatus 20 ... Photoelectric conversion element 30 ... X scale 40 ... Y scale 100 ... Processing apparatus 110 ... A / D converter 120 ... image processing apparatus 130 ... foreign matter determination apparatus 131 ... determination circuits 132 and 133 ... coefficient table 140 ... coordinate management apparatus 150 ... inspection result storage apparatus.

Claims (6)

検査光を被検査物へ照射し、
被検査物の表面で発生した反射光又は散乱光の強度と検査領域内での位置とを検出し、
しきい値を用いて、検出された反射光又は散乱光の強度から被検査物の表面に異物が在るか否かの判定を行う異物検査方法であって、
予備検査を行って、発生した虚報の位置を確認し、
検査領域を予備検査で発生した虚報の密度に応じて複数に分割し、
分割された複数の領域毎に異なるしきい値を用いて、検出された反射光又は散乱光の強度から被検査物の表面に異物が在るか否かの判定を行うことを特徴とする異物検査方法。
Irradiate the inspection object with the inspection light,
Detect the intensity of reflected or scattered light generated on the surface of the inspection object and the position in the inspection area,
A foreign matter inspection method for determining whether foreign matter is present on the surface of an inspection object from the intensity of detected reflected light or scattered light using a threshold value,
Preliminary inspection is performed to confirm the location of the generated false alarm,
Divide the inspection area into multiple according to the density of false alarms generated in the preliminary inspection,
Foreign matter characterized by determining whether foreign matter is present on the surface of the inspection object from the intensity of the detected reflected light or scattered light using different threshold values for each of the plurality of divided areas. Inspection method.
被検査物である半導体ウェーハ全体の検査領域を同心円状に複数の領域に分割することを特徴とする請求項1に記載の異物検査方法。   The foreign matter inspection method according to claim 1, wherein the inspection region of the entire semiconductor wafer as the inspection object is concentrically divided into a plurality of regions. 被検査物である半導体ウェーハ上に形成されたチップ内の検査領域を複数の領域に分割することを特徴とする請求項1に記載の異物検査方法。   2. The foreign substance inspection method according to claim 1, wherein an inspection area in a chip formed on a semiconductor wafer as an object to be inspected is divided into a plurality of areas. 検査光を被検査物へ照射する照射手段と、
被検査物の表面で発生した反射光又は散乱光の強度を検出する強度検出手段と、
反射光又は散乱光の検査領域内での位置を検出する位置検出手段と、
前記位置検出手段の検出結果に基づき、検査領域を分割した複数の領域毎に異なるしきい値を用いて、前記強度検出手段で検出された反射光又は散乱光の強度から被検査物の表面に異物が在るか否を判定する処理手段とを備えたことを特徴とする異物検査装置。
Irradiating means for irradiating the inspection object with inspection light;
Intensity detecting means for detecting the intensity of reflected or scattered light generated on the surface of the object to be inspected;
Position detecting means for detecting the position of the reflected light or scattered light within the inspection region;
Based on the detection result of the position detection means, using a different threshold value for each of a plurality of areas obtained by dividing the inspection area, the intensity of the reflected light or scattered light detected by the intensity detection means is applied to the surface of the inspection object. A foreign matter inspection apparatus comprising: processing means for determining whether foreign matter is present.
前記処理手段は、被検査物である半導体ウェーハ全体の検査領域を同心円状に分割した複数の領域毎に異なるしきい値を用いることを特徴とする請求項4に記載の異物検査装置。   The foreign matter inspection apparatus according to claim 4, wherein the processing unit uses a different threshold value for each of a plurality of regions obtained by concentrically dividing the inspection region of the entire semiconductor wafer as an inspection object. 前記処理手段は、被検査物である半導体ウェーハ上に形成されたチップ内の検査領域を分割した複数の領域毎に異なるしきい値を用いることを特徴とする請求項4に記載の異物検査装置。   5. The foreign substance inspection apparatus according to claim 4, wherein the processing means uses a different threshold value for each of a plurality of areas obtained by dividing an inspection area in a chip formed on a semiconductor wafer as an object to be inspected. .
JP2008036031A 2002-08-12 2008-02-18 Foreign matter inspection method and foreign matter inspection device Expired - Fee Related JP4733154B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2008036031A JP4733154B2 (en) 2002-08-12 2008-02-18 Foreign matter inspection method and foreign matter inspection device

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2002234355A JP4504612B2 (en) 2002-08-12 2002-08-12 Foreign matter inspection method and foreign matter inspection device
JP2008036031A JP4733154B2 (en) 2002-08-12 2008-02-18 Foreign matter inspection method and foreign matter inspection device

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP2002234355A Division JP4504612B2 (en) 2002-08-12 2002-08-12 Foreign matter inspection method and foreign matter inspection device

Publications (2)

Publication Number Publication Date
JP2008199033A true JP2008199033A (en) 2008-08-28
JP4733154B2 JP4733154B2 (en) 2011-07-27

Family

ID=32019186

Family Applications (2)

Application Number Title Priority Date Filing Date
JP2002234355A Expired - Lifetime JP4504612B2 (en) 2002-08-12 2002-08-12 Foreign matter inspection method and foreign matter inspection device
JP2008036031A Expired - Fee Related JP4733154B2 (en) 2002-08-12 2008-02-18 Foreign matter inspection method and foreign matter inspection device

Family Applications Before (1)

Application Number Title Priority Date Filing Date
JP2002234355A Expired - Lifetime JP4504612B2 (en) 2002-08-12 2002-08-12 Foreign matter inspection method and foreign matter inspection device

Country Status (1)

Country Link
JP (2) JP4504612B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20120106565A (en) * 2011-03-16 2012-09-26 도쿄엘렉트론가부시키가이샤 Image creation method, substrate inspection method, storage medium for storing program for executing image creation method and substrate inspection method, and substrate inspection apparatus

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007113930A (en) * 2005-10-18 2007-05-10 Seiko Epson Corp Foreign substance inspection method and device
JP4616864B2 (en) 2007-06-20 2011-01-19 株式会社日立ハイテクノロジーズ Appearance inspection method and apparatus, and image processing evaluation system
JP2010258013A (en) * 2009-04-21 2010-11-11 Hitachi High-Technologies Corp Substrate inspection device and method
JP5537282B2 (en) 2009-09-28 2014-07-02 株式会社日立ハイテクノロジーズ Defect inspection apparatus and defect inspection method
JP5520342B2 (en) * 2012-07-10 2014-06-11 株式会社日立ハイテクノロジーズ Inspection device
JP6543070B2 (en) * 2015-04-01 2019-07-10 株式会社ニューフレアテクノロジー Inspection method and inspection device
NL2017881B1 (en) * 2015-12-18 2017-10-17 Ultratech Inc Full-wafer inspection methods having selectable pixel density
KR101782363B1 (en) * 2016-05-23 2017-09-27 (주)에이앤아이 Vision inspection method based on learning data
CN113305030B (en) * 2021-07-29 2021-11-09 杭州盾源聚芯半导体科技有限公司 Full-automatic silicon ring flatness light-sensitive detection method and device

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09145627A (en) * 1995-11-17 1997-06-06 Hitachi Ltd Method and device for semiconductor inspection
JP2002100660A (en) * 2000-07-18 2002-04-05 Hitachi Ltd Defect detecting method, defect observing method and defect detecting apparatus

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09145627A (en) * 1995-11-17 1997-06-06 Hitachi Ltd Method and device for semiconductor inspection
JP2002100660A (en) * 2000-07-18 2002-04-05 Hitachi Ltd Defect detecting method, defect observing method and defect detecting apparatus

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20120106565A (en) * 2011-03-16 2012-09-26 도쿄엘렉트론가부시키가이샤 Image creation method, substrate inspection method, storage medium for storing program for executing image creation method and substrate inspection method, and substrate inspection apparatus
JP2012194059A (en) * 2011-03-16 2012-10-11 Tokyo Electron Ltd Image creation method, substrate inspection method, recording medium with program for executing image creation method or substrate inspection method recorded thereon, and substrate inspection device
KR101716817B1 (en) 2011-03-16 2017-03-15 도쿄엘렉트론가부시키가이샤 Image creation method, substrate inspection method, storage medium for storing program for executing image creation method and substrate inspection method, and substrate inspection apparatus

Also Published As

Publication number Publication date
JP4504612B2 (en) 2010-07-14
JP2004079593A (en) 2004-03-11
JP4733154B2 (en) 2011-07-27

Similar Documents

Publication Publication Date Title
JP4733154B2 (en) Foreign matter inspection method and foreign matter inspection device
JP3566470B2 (en) Pattern inspection method and apparatus
JP4426313B2 (en) Multi-detector defect detection system and defect detection method
US8775101B2 (en) Detecting defects on a wafer
US8154717B2 (en) Optical apparatus for defect inspection
WO2015120193A1 (en) Defect detection and classification based on attributes determined from a standard reference image
JP4408298B2 (en) Inspection apparatus and inspection method
JP2008014848A (en) Surface inspection method and surface inspecting device
JP2003215059A (en) Pattern inspection apparatus and method for the same
JP4851960B2 (en) Foreign matter inspection method and foreign matter inspection device
JP2009141124A (en) Electron beam measuring device
JP2001077165A (en) Defect inspection method, its device, defect analysis method and its device
JP5372365B2 (en) Inspection apparatus and inspection method
JPH05100413A (en) Foreign matter detecting device
CN108039326B (en) Method for setting scanning threshold value according to circuit design pattern
TWI829958B (en) System and method for inspecting semiconductor devices
US8242443B2 (en) Semiconductor device inspection apparatus
JP4594833B2 (en) Defect inspection equipment
JP4572280B2 (en) Inspection apparatus, inspection method, and pattern substrate manufacturing method using the same
JP2009283977A (en) Inspection device and method
JPH07159333A (en) Apparatus and method for inspection of appearance
JP2004061447A (en) Substrate inspection method and selection means of substrate inspection method
JP5520342B2 (en) Inspection device
JP3101773B2 (en) Wafer foreign matter inspection device
JP2007256271A (en) Method and system for foreign matter inspection

Legal Events

Date Code Title Description
A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20101207

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110204

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20110405

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20110421

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140428

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Ref document number: 4733154

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

LAPS Cancellation because of no payment of annual fees