JP2008177235A - Prepreg and printed wiring board using the same - Google Patents

Prepreg and printed wiring board using the same Download PDF

Info

Publication number
JP2008177235A
JP2008177235A JP2007007216A JP2007007216A JP2008177235A JP 2008177235 A JP2008177235 A JP 2008177235A JP 2007007216 A JP2007007216 A JP 2007007216A JP 2007007216 A JP2007007216 A JP 2007007216A JP 2008177235 A JP2008177235 A JP 2008177235A
Authority
JP
Japan
Prior art keywords
prepreg
layer
circuit board
printed circuit
glass cloth
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2007007216A
Other languages
Japanese (ja)
Inventor
Yuji Ono
裕司 小野
Tomoji Arai
智次 荒井
Koichi Kondo
幸一 近藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tokin Corp
Original Assignee
NEC Tokin Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Tokin Corp filed Critical NEC Tokin Corp
Priority to JP2007007216A priority Critical patent/JP2008177235A/en
Publication of JP2008177235A publication Critical patent/JP2008177235A/en
Pending legal-status Critical Current

Links

Images

Abstract

<P>PROBLEM TO BE SOLVED: To provide a prepreg capable of efficiently suppressing radiation noise from a printed board having electronic components mounted thereon and electromagnetic interference generated in the board, and easily ensuring insulating characteristics between layers in a multilayer substrate, and to provide a printed circuit board using the prepreg. <P>SOLUTION: A ferrite plating layer 2 is formed on the surface of a warp-and weft-knitted glass cloth 1, and the layer 2 is coated with an insulating resin layer 3 such as epoxy to form a prepreg 4. After forming the ferrite plating layer 2, the epoxy resin, etc., is impregnated into the glass cloth, thereby obtaining the prepreg 4. In this case, the thickness of the ferrite plating film should be about 0.5 μm in order to obtain a noise suppressing effect, and it is preferably not more than 10 μm in consideration of the thickness of the glass cloth and the practical thickness of the prepreg. <P>COPYRIGHT: (C)2008,JPO&INPIT

Description

本発明は、おもに半導体素子などの電子部品が実装されるプリント基板用のプリプレグ、およびそれを用いたプリント回路基板に関する。   The present invention relates to a prepreg for a printed circuit board on which electronic components such as semiconductor elements are mounted, and a printed circuit board using the prepreg.

携帯電話やデジタルスチルカメラ、ノートパソコンなどのデジタル機器は、演算処理や通信速度の高速化によりこれまで以上に様々な機能を搭載するなど、高性能化されている。一方で、高速化や高密度実装は電磁界環境を悪化させ、相互干渉や放射ノイズ問題は次第に対象となる周波数領域が拡大されてきている。電子部品が実装されるプリント基板においても放射ノイズ対策等が行われているが、従来の設計や対策だけでは不十分なケースが増加している。   Digital devices such as mobile phones, digital still cameras, and notebook computers have been improved in performance, such as being equipped with more functions than ever due to higher processing speed and communication speed. On the other hand, speeding up and high-density mounting have deteriorated the electromagnetic field environment, and the frequency region in which the problem of mutual interference and radiation noise has been gradually increased. Countermeasures against radiation noise have also been taken on printed circuit boards on which electronic components are mounted, but there are increasing cases where conventional designs and countermeasures alone are insufficient.

特許文献1には、内層に電源回路及びグラウンド回路を有し、電源回路及びグラウンド回路の少なくともいずれかに磁性体層が被覆されている多層プリント配線板であって、その磁性体層は、金属磁性微粒子からなる芯材に、カルボキシル基を有するポリマーを含有するフェライト層が被覆されて形成されたフェライト被覆金属磁性微粒子が含まれている多層プリント基板が示され、これにより、電磁ノイズ抑制効果の特性が安定した多層プリント配線板が得られると記載されている。   Patent Document 1 discloses a multilayer printed wiring board having a power supply circuit and a ground circuit in an inner layer, and a magnetic layer is coated on at least one of the power supply circuit and the ground circuit. A multilayer printed circuit board including a ferrite-coated metal magnetic fine particle formed by coating a ferrite layer containing a polymer having a carboxyl group on a core made of magnetic fine particles is shown. It is described that a multilayer printed wiring board having stable characteristics can be obtained.

特許文献2には、プリント配線基板を構成するプリプレグとして、軟磁性粉末と熱硬化性樹脂とからなる磁性塗料を、ガラス布に含浸させることによって構成された磁性プリプレグであり、さらに軟磁性粉末は実質的に偏平状の金属粉末であり、熱硬化性樹脂の主成分はエポキシ樹脂であるプリプレグが示され、これによりノイズ特性の優れたプリント配線基板が得られると記載されている。   Patent Document 2 discloses a magnetic prepreg constituted by impregnating a glass cloth with a magnetic paint composed of soft magnetic powder and a thermosetting resin as a prepreg constituting a printed wiring board. It is a substantially flat metal powder, and the main component of the thermosetting resin is a prepreg which is an epoxy resin, which describes that a printed wiring board having excellent noise characteristics can be obtained.

図4は、特許文献2に示されたプリプレグの断面構造の一例を示す図であり、縦横に編まれたガラスクロス1が軟磁性粉末を分散させた熱硬化性樹脂12に被覆されてプリプレグ13が形成されている。また、図5は、上記プリプレグを用いた多層プリント回路基板の一例の断面図を示す。プリプレグ13と銅箔などを積層した単層基板にエッチングなどにより回路パターン14を形成し、さらにそれらの複数の回路パターンをプリプレグを接着シートとして積み重ねて加熱加圧して構成されている。各層の回路パターンは必要に応じてスルーホール15で接続され、プリント基板上にはLSIなどの電子部品16が実装されている。   FIG. 4 is a view showing an example of the cross-sectional structure of the prepreg shown in Patent Document 2, in which a glass cloth 1 knitted vertically and horizontally is covered with a thermosetting resin 12 in which soft magnetic powder is dispersed, and the prepreg 13 Is formed. FIG. 5 shows a cross-sectional view of an example of a multilayer printed circuit board using the prepreg. A circuit pattern 14 is formed by etching or the like on a single-layer substrate in which a prepreg 13 and a copper foil or the like are laminated, and the plurality of circuit patterns are stacked with the prepreg as an adhesive sheet and heated and pressed. The circuit patterns of the respective layers are connected through through holes 15 as necessary, and electronic components 16 such as LSI are mounted on the printed circuit board.

特開2006−100608号公報JP 2006-100608 A 特開平10−79593号公報JP-A-10-79593

しかしながら、特許文献1記載のプリント基板はフェライト層が被覆された金属微粒子をエポキシ樹脂やフェノール樹脂などの樹脂に分散させて構成した磁性体層を電源回路またはグランド回路に被覆するものであり、放射ノイズの除去や相互干渉の防止の効果は分散された金属微粒子の量に依存し、より大きな効果を得ようとすれば磁性体層中の金属微粒子の量を多くせざるを得ない。しかし、金属微粒子の量を多くすればその分だけそれに覆われた回路部分の絶縁性を劣化させ、基板の基本性能を低下させることになる。また、この方法は電源回路やグランド回路部分にだけ磁性体層を被覆するものであるので、一般的な多層のプリント板を形成する場合は専用の工程が必要であり、汎用的な多層プリント基板を提供することはできない。   However, the printed circuit board described in Patent Document 1 covers a power layer or a ground circuit with a magnetic layer formed by dispersing metal fine particles coated with a ferrite layer in a resin such as an epoxy resin or a phenol resin, The effect of removing noise and preventing mutual interference depends on the amount of dispersed metal fine particles, and if a greater effect is to be obtained, the amount of metal fine particles in the magnetic layer must be increased. However, if the amount of the metal fine particles is increased, the insulation performance of the circuit portion covered with the metal fines is deteriorated and the basic performance of the substrate is lowered. In addition, since this method coats the magnetic layer only on the power supply circuit and the ground circuit portion, when a general multilayer printed board is formed, a dedicated process is required. Can not provide.

一方、特許文献2記載のプリプレグを使用すれば、銅箔などの金属層と積層することにより汎用的な多層プリント基板を形成することができる。しかし、このプリプレグはガラスクロスに軟磁性粉末を熱硬化性樹脂に分散させた磁性塗料を含浸させて形成しているため、特許文献1の場合と同様に、大きなノイズの除去効果を得ようとして軟磁性粉末の量を多くした場合には金属層に形成された配線パターン間の絶縁性を劣化させ、基板の基本性能を低下させることになるという課題を有している。   On the other hand, if the prepreg described in Patent Document 2 is used, a general-purpose multilayer printed board can be formed by laminating with a metal layer such as a copper foil. However, since this prepreg is formed by impregnating a glass cloth with a magnetic coating material in which soft magnetic powder is dispersed in a thermosetting resin, as in the case of Patent Document 1, an attempt is made to obtain a large noise removal effect. When the amount of the soft magnetic powder is increased, there is a problem that the insulation between the wiring patterns formed on the metal layer is deteriorated and the basic performance of the substrate is lowered.

本発明はこのような問題に鑑みてなされたものであり、本発明の課題は、電子部品が実装されたプリント基板からの放射ノイズや基板内で生じる電磁干渉などを効果的に抑制でき、かつ多層基板において層間の絶縁特性の確保が容易なプリプレグおよびそれを用いたプリント回路基板を提供することにある。   The present invention has been made in view of such problems, and the object of the present invention is to effectively suppress radiation noise from a printed circuit board on which electronic components are mounted, electromagnetic interference generated in the circuit board, and the like. An object of the present invention is to provide a prepreg in which insulation characteristics between layers are easily secured in a multilayer substrate and a printed circuit board using the prepreg.

上記課題を解決するため、本発明のプリプレグはプリント回路基板用のプリプレグにおいて、基材となるガラスクロス表面の少なくとも一部に密着して軟磁性体層を形成し、該軟磁性体層上に絶縁樹脂層を設けたことを特徴とする。また、本発明のプリント回路基板は上記プリプレグを用いる。   In order to solve the above-mentioned problems, the prepreg of the present invention is a prepreg for a printed circuit board, in which a soft magnetic layer is formed in close contact with at least a part of the surface of a glass cloth serving as a base material. An insulating resin layer is provided. The printed circuit board of the present invention uses the prepreg.

また、前記軟磁性体層は厚さ10ミクロン以下のフェライト薄膜層からなっていてもよい。   The soft magnetic layer may be a ferrite thin film layer having a thickness of 10 microns or less.

上記のように、本発明においては、従来のように樹脂などに金属物質の微粒子を分散させたものではなく、軟磁性体層と絶縁樹脂層の2層構造をガラスクロス表面上に設けてプリプレグを構成するものであるので絶縁特性の確保が容易である。また、上記の本発明によるプリプレグを用いることにより軟磁性体層の材質、膜厚の制御により基板上に生じたノイズを効果的にかつ安定的に抑制でき、また上記軟磁性体層とは区別された絶縁樹脂層を設けていることにより容易に絶縁特性に優れるプリント回路基板を得ることができる。   As described above, in the present invention, the prepreg is not provided by dispersing fine particles of a metal substance in a resin or the like as in the prior art, but a two-layer structure of a soft magnetic layer and an insulating resin layer is provided on the glass cloth surface. Therefore, it is easy to ensure insulation characteristics. Further, by using the prepreg according to the present invention, noise generated on the substrate can be effectively and stably suppressed by controlling the material and film thickness of the soft magnetic layer, and is distinguished from the soft magnetic layer. By providing the insulating resin layer, a printed circuit board having excellent insulating characteristics can be easily obtained.

以上のように、本発明によれば、電子部品が実装されたプリント基板からの放射ノイズや基板内で生じる電磁干渉などを効果的に抑制でき、かつ多層基板において層間の絶縁特性の確保が容易なプリプレグおよびそれを用いたプリント回路基板が得られる。   As described above, according to the present invention, radiation noise from a printed circuit board on which electronic components are mounted, electromagnetic interference generated in the circuit board, and the like can be effectively suppressed, and insulation characteristics between layers can be easily secured in a multilayer board. Prepreg and a printed circuit board using the same are obtained.

以下に本発明によるプリプレグおよびそれを用いたプリント回路基板の実施の形態について図面を参照しながら説明する。   Embodiments of a prepreg according to the present invention and a printed circuit board using the prepreg will be described below with reference to the drawings.

図1は、本発明によるプリプレグの一実施の形態を示す断面図である。縦横に編まれたガラスクロス1の表面にフェライトめっき層2が形成され、それがエポキシなどの絶縁樹脂層3に被覆されてプリプレグ4が形成されている。ここで、ガラスクロス1上のフェライトめっき層2の形成にはスプレー法などが用いられる。例えば、回転台上にガラスクロスを置き、上方からノズルによりめっき溶液を供給しながら回転台を回転させるスピンスプレー法を用いることにより、溶液濃度、供給量、回転速度、コーティング時間などの制御によりフェライトめっき膜の厚さ、品質を制御することができ所望の膜が得られる。フェライトめっき層2を形成後ガラスクロスにエポキシ樹脂などを含浸させることによりプリプレグ4が得られる。ここで、フェライトめっき膜の厚さはノイズの抑制効果を得るために0.5μm程度以上必要であり、またガラスクロスの厚さおよびプリプレグの実用的な厚さを考慮すると10μm以下が望ましい。   FIG. 1 is a sectional view showing an embodiment of a prepreg according to the present invention. A ferrite plating layer 2 is formed on the surface of a glass cloth 1 knitted longitudinally and laterally, and this is covered with an insulating resin layer 3 such as epoxy to form a prepreg 4. Here, a spray method or the like is used for forming the ferrite plating layer 2 on the glass cloth 1. For example, by using a spin spray method in which a glass cloth is placed on a turntable and the turntable is rotated while supplying a plating solution from above with a nozzle, the ferrite concentration can be controlled by controlling the solution concentration, supply amount, rotation speed, coating time, etc. The thickness and quality of the plating film can be controlled, and a desired film can be obtained. The prepreg 4 is obtained by impregnating a glass cloth with an epoxy resin after forming the ferrite plating layer 2. Here, the thickness of the ferrite plating film is required to be about 0.5 μm or more in order to obtain a noise suppressing effect, and is preferably 10 μm or less in consideration of the thickness of the glass cloth and the practical thickness of the prepreg.

図2は、上記実施の形態のプリプレグ4を用いて形成される本発明によるプリント回路基板の一実施の形態を示す断面図である。図2において、プリプレグ4と銅箔などを積層した単層基板にエッチングなどにより回路パターン5を形成し、さらにそれらの複数の回路パターンを本プリプレグを接着シートとして積み重ねて加熱加圧して構成された多層のプリント回路基板の一例の断面図を示す。各層の回路パターンは必要に応じて図では省略されているスルーホールで接続され、プリント基板上にはLSIなどの電子部品が実装される。   FIG. 2 is a sectional view showing an embodiment of a printed circuit board according to the present invention formed using the prepreg 4 of the above embodiment. In FIG. 2, a circuit pattern 5 is formed by etching or the like on a single-layer substrate in which a prepreg 4 and copper foil are laminated, and the plurality of circuit patterns are stacked using the present prepreg as an adhesive sheet and heated and pressed. 1 shows a cross-sectional view of an example of a multilayer printed circuit board. The circuit patterns of the respective layers are connected by through holes which are omitted in the drawing as required, and electronic components such as LSI are mounted on the printed circuit board.

本実施の形態のプリント回路基板においては、各層の回路パターン5により発生するノイズはガラスクロス1の表面に形成されたフェライトめっき層2により吸収あるいは遮蔽され、隣接する層の回路パターンへの結合が抑制される。   In the printed circuit board according to the present embodiment, the noise generated by the circuit pattern 5 of each layer is absorbed or shielded by the ferrite plating layer 2 formed on the surface of the glass cloth 1, and the coupling to the circuit pattern of the adjacent layer is performed. It is suppressed.

図3は、本実施の形態のプリプレグを、マイクロストリップラインを用いてノイズの伝達経路を模擬した伝送線路に沿ってその近傍に配置し、伝導ノイズ抑制効果を測定した結果の一例を示す図である。90μm程度の厚さのガラスクロスに2μm程度の厚さのフェライトめっき層を形成してエポキシ樹脂層を被覆したプリプレグを用いた場合の伝導ノイズ抑制効果の周波数特性を示すものであり、図中の7は上記本発明のプリプレグの特性、8、9は比較のため、従来ノイズ抑制によく用いられる、厚さ25μm、50μmのノイズ抑制シート(登録商標:フィルムインピーダ)を貼り付けたときの特性を示す。この測定結果より、本発明によるプリプレグを用いたプリント回路基板は高周波領域においても厚さ25μmのノイズ抑制シートとほぼ同程度の抑制効果を有することが確認された。   FIG. 3 is a diagram showing an example of a result of measuring the conduction noise suppression effect by arranging the prepreg of the present embodiment in the vicinity of a transmission line simulating a noise transmission path using a microstrip line. is there. This figure shows the frequency characteristics of the conductive noise suppression effect when using a prepreg in which a ferrite plating layer with a thickness of about 2 μm is formed on a glass cloth with a thickness of about 90 μm and coated with an epoxy resin layer. 7 is a characteristic of the prepreg of the present invention, and 8 and 9 are characteristics when a noise suppression sheet (registered trademark: film impeder) having a thickness of 25 μm and 50 μm, which is often used for noise suppression, is used for comparison. Show. From this measurement result, it was confirmed that the printed circuit board using the prepreg according to the present invention has almost the same suppression effect as the noise suppression sheet having a thickness of 25 μm even in the high frequency region.

すなわち、本発明によるプリント回路基板によれば別にノイズ抑制シートなどを使用しなくても基板で生じたノイズを効率的に除去でき、回路実装後のノイズ対策に関わる時間とコストの低減、さらなる高密度実装が可能となる。また、各層の回路パターンは金属微粒子などを含まない絶縁樹脂層で分離されるため絶縁特性の確保も容易である。   That is, according to the printed circuit board according to the present invention, noise generated on the board can be efficiently removed without using a noise suppression sheet or the like, and the time and cost related to noise countermeasures after circuit mounting can be reduced. Density mounting is possible. Further, since the circuit pattern of each layer is separated by an insulating resin layer that does not contain metal fine particles or the like, it is easy to ensure the insulating characteristics.

以上のように、本発明により、プリント基板に実装された電気回路基板で生じたノイズを効果的に抑制でき、かつ電気回路の絶縁特性の確保が容易なプリプレグおよびそれを用いたプリント回路基板が得られる。   As described above, according to the present invention, it is possible to effectively suppress noise generated in an electric circuit board mounted on a printed circuit board, and to easily secure the insulating characteristics of the electric circuit and a printed circuit board using the prepreg. can get.

なお、本発明は上記の実施の形態に限定されるものではなく、用途や目的に応じて変更が可能である。例えば軟磁性体層としてはフェライトめっき層の代わりにアモルファスやナノグラニューなどの薄膜、フェライトと樹脂との複合体薄膜などを用いることができる。   In addition, this invention is not limited to said embodiment, A change is possible according to a use and the objective. For example, as the soft magnetic layer, an amorphous or nano-granulated thin film, a composite thin film of ferrite and resin, or the like can be used instead of the ferrite plating layer.

本発明によるプリプレグの一実施の形態を示す断面図。Sectional drawing which shows one Embodiment of the prepreg by this invention. 本実施の形態のプリプレグを用いて形成される本発明によるプリント回路基板の一実施の形態を示す断面図。Sectional drawing which shows one Embodiment of the printed circuit board by this invention formed using the prepreg of this Embodiment. 本実施の形態のプリント回路基板に用いられるプリプレグによる伝導ノイズ抑制効果を測定した結果の一例を示す図。The figure which shows an example of the result of having measured the conduction noise suppression effect by the prepreg used for the printed circuit board of this Embodiment. 従来のプリプレグの断面構造の一例を示す図。The figure which shows an example of the cross-sectional structure of the conventional prepreg. 従来のプリプレグを用いた多層プリント回路基板の一例の断面図。Sectional drawing of an example of the multilayer printed circuit board using the conventional prepreg.

符号の説明Explanation of symbols

1 ガラスクロス
2 フェライトめっき層
3 絶縁樹脂層
4、13 プリプレグ
5、14 回路パターン
7 本発明のプリント回路基板の特性
8 厚さ25μmのノイズ抑制シートを貼り付けたときの特性
9 厚さ50μmのノイズ抑制シートを貼り付けたときの特性
12 軟磁性粉末を分散させた熱硬化性樹脂
15 スルーホール
16 電子部品
DESCRIPTION OF SYMBOLS 1 Glass cloth 2 Ferrite plating layer 3 Insulating resin layer 4, 13 Prepreg 5, 14 Circuit pattern 7 Characteristic 8 of the printed circuit board of the present invention Characteristic 9 when a noise suppression sheet having a thickness of 25 μm is pasted 9 Noise having a thickness of 50 μm Characteristics 12 when the suppression sheet is pasted Thermosetting resin 15 in which soft magnetic powder is dispersed Through hole 16 Electronic component

Claims (3)

プリント回路基板用のプリプレグにおいて、基材となるガラスクロス表面の少なくとも一部に密着して軟磁性体層を形成し、該軟磁性体層上に絶縁樹脂層を設けたことを特徴とするプリプレグ。   A prepreg for a printed circuit board, wherein a soft magnetic layer is formed in close contact with at least a part of a glass cloth surface as a base material, and an insulating resin layer is provided on the soft magnetic layer. . 前記軟磁性体層が厚さ10ミクロン以下のフェライト薄膜層からなることを特徴とする請求項1記載のプリプレグ。   The prepreg according to claim 1, wherein the soft magnetic layer is a ferrite thin film layer having a thickness of 10 μm or less. 請求項1または2に記載のプリプレグを用いて構成されたことを特徴とするプリント回路基板。   A printed circuit board comprising the prepreg according to claim 1.
JP2007007216A 2007-01-16 2007-01-16 Prepreg and printed wiring board using the same Pending JP2008177235A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2007007216A JP2008177235A (en) 2007-01-16 2007-01-16 Prepreg and printed wiring board using the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2007007216A JP2008177235A (en) 2007-01-16 2007-01-16 Prepreg and printed wiring board using the same

Publications (1)

Publication Number Publication Date
JP2008177235A true JP2008177235A (en) 2008-07-31

Family

ID=39704069

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007007216A Pending JP2008177235A (en) 2007-01-16 2007-01-16 Prepreg and printed wiring board using the same

Country Status (1)

Country Link
JP (1) JP2008177235A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2023051066A1 (en) * 2021-09-30 2023-04-06 华为技术有限公司 Printed circuit board, power source, inductor, transformer, and electronic device

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0513977A (en) * 1991-02-13 1993-01-22 Yokohama Rubber Co Ltd:The Radio wave absorbent prepreg
JPH0544047A (en) * 1991-08-08 1993-02-23 Showa Denko Kk Method for electroless plating
JPH0548289A (en) * 1991-08-08 1993-02-26 Showa Denko Kk Shield material for electromagnetic waves
JP2001094015A (en) * 1999-09-27 2001-04-06 Daido Steel Co Ltd Substrate for electronic circuit
JP2001210756A (en) * 2000-01-28 2001-08-03 Daido Steel Co Ltd Board for electronic circuits
JP2005032969A (en) * 2003-07-11 2005-02-03 Mitsui Chemicals Inc Base material for electric circuit board
JP2005129766A (en) * 2003-10-24 2005-05-19 Nec Tokin Corp Print circuit board and method for manufacturing the same

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0513977A (en) * 1991-02-13 1993-01-22 Yokohama Rubber Co Ltd:The Radio wave absorbent prepreg
JPH0544047A (en) * 1991-08-08 1993-02-23 Showa Denko Kk Method for electroless plating
JPH0548289A (en) * 1991-08-08 1993-02-26 Showa Denko Kk Shield material for electromagnetic waves
JP2001094015A (en) * 1999-09-27 2001-04-06 Daido Steel Co Ltd Substrate for electronic circuit
JP2001210756A (en) * 2000-01-28 2001-08-03 Daido Steel Co Ltd Board for electronic circuits
JP2005032969A (en) * 2003-07-11 2005-02-03 Mitsui Chemicals Inc Base material for electric circuit board
JP2005129766A (en) * 2003-10-24 2005-05-19 Nec Tokin Corp Print circuit board and method for manufacturing the same

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2023051066A1 (en) * 2021-09-30 2023-04-06 华为技术有限公司 Printed circuit board, power source, inductor, transformer, and electronic device

Similar Documents

Publication Publication Date Title
US10993331B2 (en) High-speed interconnects for printed circuit boards
US20120188734A1 (en) Wiring board and method for manufacturing the same
US9538642B2 (en) Wiring board and method for manufacturing the same
US20150022982A1 (en) Wiring board and method for manufacturing the same
TWI484875B (en) Circuit board and method for manufacturing same
JP2006190924A (en) Printed board with built-in capacitor and its manufacturing method
US20120125667A1 (en) Printed circuit board and method of manufacturing the same
TW201531170A (en) The flexible printed circuit board
US20090288873A1 (en) Wiring board and method of manufacturing the same
WO2020004271A1 (en) Wiring board
US9282635B2 (en) Multilayer wiring board with built-in electronic component and method for manufacturing the same
US10674608B2 (en) Printed circuit board and manufacturing method thereof
JP4964974B2 (en) Circuit structure
WO2014199981A1 (en) Insulated covered wire and multi-wire wiring board
US20150334885A1 (en) Magnetism suppressing sheet and manufacturing method thereof
JP2008177235A (en) Prepreg and printed wiring board using the same
KR101420520B1 (en) A printed circuit board and a method of manufacturing the same
US20130040071A1 (en) Circuit board and fabrication method thereof
KR101987378B1 (en) Method of manufacturing printed circuit board
KR101823999B1 (en) Manufacturing method of circuit board for wireless antenna using via hole filling skill and wireless antenna module manufactured by this method, electric-electronic device having wireless antenna module
JP2010123830A (en) Printed wiring board and manufacturing method thereof
KR101360666B1 (en) Emi shield consisting of a flexible printed circuit board method of manufacturing
US11882656B2 (en) Wiring substrate and method for manufacturing wiring substrate
US20220369456A1 (en) Wiring substrate and method for manufacturing wiring substrate
CN112654129B (en) Anti-electromagnetic interference circuit board and manufacturing method thereof

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20090703

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110608

A977 Report on retrieval

Effective date: 20110609

Free format text: JAPANESE INTERMEDIATE CODE: A971007

A02 Decision of refusal

Effective date: 20111012

Free format text: JAPANESE INTERMEDIATE CODE: A02