JP2007334772A5 - - Google Patents

Download PDF

Info

Publication number
JP2007334772A5
JP2007334772A5 JP2006168121A JP2006168121A JP2007334772A5 JP 2007334772 A5 JP2007334772 A5 JP 2007334772A5 JP 2006168121 A JP2006168121 A JP 2006168121A JP 2006168121 A JP2006168121 A JP 2006168121A JP 2007334772 A5 JP2007334772 A5 JP 2007334772A5
Authority
JP
Japan
Prior art keywords
transfer
dma
execution
dma transfer
waiting
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2006168121A
Other languages
English (en)
Japanese (ja)
Other versions
JP4785637B2 (ja
JP2007334772A (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2006168121A priority Critical patent/JP4785637B2/ja
Priority claimed from JP2006168121A external-priority patent/JP4785637B2/ja
Priority to US11/806,101 priority patent/US7805549B2/en
Publication of JP2007334772A publication Critical patent/JP2007334772A/ja
Publication of JP2007334772A5 publication Critical patent/JP2007334772A5/ja
Application granted granted Critical
Publication of JP4785637B2 publication Critical patent/JP4785637B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2006168121A 2006-06-16 2006-06-16 データ転送装置及びその制御方法 Expired - Fee Related JP4785637B2 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2006168121A JP4785637B2 (ja) 2006-06-16 2006-06-16 データ転送装置及びその制御方法
US11/806,101 US7805549B2 (en) 2006-06-16 2007-05-30 Transfer apparatus and method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2006168121A JP4785637B2 (ja) 2006-06-16 2006-06-16 データ転送装置及びその制御方法

Publications (3)

Publication Number Publication Date
JP2007334772A JP2007334772A (ja) 2007-12-27
JP2007334772A5 true JP2007334772A5 (enExample) 2009-07-30
JP4785637B2 JP4785637B2 (ja) 2011-10-05

Family

ID=38878202

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006168121A Expired - Fee Related JP4785637B2 (ja) 2006-06-16 2006-06-16 データ転送装置及びその制御方法

Country Status (2)

Country Link
US (1) US7805549B2 (enExample)
JP (1) JP4785637B2 (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5254710B2 (ja) * 2008-09-01 2013-08-07 株式会社ソニー・コンピュータエンタテインメント データ転送装置、データ転送方法およびプロセッサ
KR101357300B1 (ko) * 2009-07-27 2014-01-28 한국전자통신연구원 인터럽트 제어 프로세서를 구비한 ｄｍａ 제어기
US20110022767A1 (en) * 2009-07-27 2011-01-27 Electronics And Telecommunications Research Institute Dma controller with interrupt control processor
US9768066B2 (en) * 2014-06-26 2017-09-19 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming conductive vias by direct via reveal with organic passivation

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5553268A (en) * 1991-06-14 1996-09-03 Integrated Device Technology, Inc. Memory operations priority scheme for microprocessors
US6311286B1 (en) * 1993-04-30 2001-10-30 Nec Corporation Symmetric multiprocessing system with unified environment and distributed system functions
US5673399A (en) * 1995-11-02 1997-09-30 International Business Machines, Corporation System and method for enhancement of system bus to mezzanine bus transactions
US6175888B1 (en) * 1996-04-10 2001-01-16 International Business Machines Corporation Dual host bridge with peer to peer support
US6230219B1 (en) * 1997-11-10 2001-05-08 International Business Machines Corporation High performance multichannel DMA controller for a PCI host bridge with a built-in cache
US6076130A (en) * 1998-03-19 2000-06-13 Hewlett-Packard Company System and method for efficient communication between buses
US6338119B1 (en) * 1999-03-31 2002-01-08 International Business Machines Corporation Method and apparatus with page buffer and I/O page kill definition for improved DMA and L1/L2 cache performance
US6532511B1 (en) * 1999-09-30 2003-03-11 Conexant Systems, Inc. Asochronous centralized multi-channel DMA controller
JP2001256176A (ja) 2000-03-13 2001-09-21 Mitsubishi Electric Corp ブリッジ装置
US6636919B1 (en) * 2000-10-16 2003-10-21 Motorola, Inc. Method for host protection during hot swap in a bridged, pipelined network
US6622193B1 (en) * 2000-11-16 2003-09-16 Sun Microsystems, Inc. Method and apparatus for synchronizing interrupts in a message passing queue oriented bus system
US20050038946A1 (en) * 2003-08-12 2005-02-17 Tadpole Computer, Inc. System and method using a high speed interface in a system having co-processors
US7552268B2 (en) * 2006-05-18 2009-06-23 Cisco Technology, Inc. Method for improving bus utilization using predictive arbitration

Similar Documents

Publication Publication Date Title
US8949486B1 (en) Direct memory access to storage devices
CN100549992C (zh) 可减少延迟的数据传送与接收方法与系统
CN102053930B (zh) 用于外围组件的命令队列
CN100592271C (zh) 使用集成dma引擎进行高性能易失性磁盘驱动器存储器访问的装置和方法
CN104221005B (zh) 用于从多线程发送请求至加速器的机制
CN101980149B (zh) 主处理器与协处理器通信系统及通信方法
JP2013025792A5 (enExample)
CN1094526A (zh) 用于在多条总线之间传送信息的系统和方法
KR102805985B1 (ko) 집적 회로에서의 컴퓨트 유닛들의 프로그래밍 및 제어
US7263572B2 (en) Bus bridge and data transfer method
WO2015176408A1 (zh) 中断处理方法及中断控制器
JP2011508296A5 (enExample)
JP2012008919A (ja) 情報処理装置
CN102591817B (zh) 一种多总线桥控制器及其实现方法
CN1277161C (zh) 可编程中断控制器
CN1866230A (zh) 具等待机制的存储器仲裁器
JP2007334772A5 (enExample)
CN103186351B (zh) 高性能ahci接口
TW201705000A (zh) 電腦系統及非揮發性記憶體的控制方法
JP2009064360A5 (enExample)
CN104981814A (zh) 安全协处理器引导性能
JP2006209778A (ja) ダイレクトメモリアクセスの実現方法および装置、ダイレクトメモリアクセスコンピュータシステム
CN104516718A (zh) 流水线式有限状态机
JP6206524B2 (ja) データ転送装置、データ転送方法、プログラム
JP2007193839A5 (enExample)