JP2007299003A - Display device - Google Patents

Abstract

<P>PROBLEM TO BE SOLVED: To provide an active matrix type electroluminescence (EL) display device that can display a clear multi gray-scale color display to reduce the shift in the potential caused by the potential drop due to wiring resistance of a power source supply line, in order to decrease unevenness in a display region. <P>SOLUTION: A plurality of drawing out ports of the power source supply line are arranged. Further, in the wiring resistance between an external input terminal and the pixel portion power source supply line, potential compensation is performed by supplying potential to the power source supply line by a feedback amplifier. Further, in addition to above structure, the power source supply line may be arranged in a matrix. <P>COPYRIGHT: (C)2008,JPO&INPIT

Description

  The present invention relates to an electronic display (electro-optical device) formed by forming an EL (electroluminescence) element on a substrate. In particular, the present invention relates to a display device using a semiconductor element (an element using a semiconductor thin film). The present invention also relates to an electronic device using an EL display device for a display portion.

In recent years, a thin film transistor on a substrate (hereinafter referred to as TFT in this specification)
The technology for forming the substrate has been greatly advanced, and application development to an active matrix display device has been advanced. In particular, a TFT using a polycrystalline semiconductor film such as polysilicon has higher field-effect mobility (also called mobility) than a conventional TFT using an amorphous semiconductor film such as amorphous silicon, so that high-speed operation is possible. It is. For this reason, it is possible to control a pixel, which has been conventionally performed by a drive circuit outside the substrate, with a drive circuit formed on the same substrate as the pixel.

  In such an active matrix display device using a polycrystalline semiconductor film, various circuits and elements can be formed on the same substrate, thereby reducing the manufacturing cost, downsizing the display device, and increasing the yield. Various advantages are obtained, such as reduced throughput.

  In addition, active matrix EL display devices having EL elements as self-luminous elements have been actively researched. The EL display device is also called an organic EL display (OELD) or an organic light emitting diode (OLED).

  An EL element has a structure in which an EL layer is sandwiched between a pair of electrodes (anode and cathode), and the EL layer usually has a laminated structure. A typical example is a “hole transport layer / light emitting layer / electron transport layer” stacked structure proposed by Tang et al. Of Kodak Eastman Company. This structure has very high luminous efficiency, and most EL display devices currently under research and development employ this structure.

  In addition, the hole injection layer / hole transport layer / light emitting layer / electron transport layer, or hole injection layer / hole transport layer / light emitting layer / electron transport layer / electron injection layer are laminated in this order on the anode. Structure may be sufficient. You may dope a fluorescent pigment | dye etc. with respect to a light emitting layer.

  In this specification, all layers provided between a cathode and an anode are collectively referred to as an EL layer. Therefore, the above-described hole injection layer, hole transport layer, light emitting layer, electron transport layer, electron injection layer, and the like are all included in the EL layer.

  When a predetermined voltage is applied from the pair of electrodes to the EL layer having the above structure, carrier recombination occurs in the light emitting layer to emit light. Note that light emission of an EL element in this specification is referred to as driving of the EL element. In this specification, a light-emitting element formed using an anode, an EL layer, and a cathode is referred to as an EL element.

  Note that in this specification, an EL element includes both an element that uses light emission (fluorescence) from a singlet excited state and an element that uses light emission (phosphorescence) from a triplet excited state.

  As a driving method of the EL display device, an analog driving method (analog driving) can be given. Analog driving of the EL display device will be described with reference to FIGS.

  FIG. 18 shows a structure of a pixel portion 1800 of an analog drive EL display device. Gate signal lines (G1 to Gy) for inputting selection signals from the gate signal line driver circuit are connected to the gate electrode of the switching TFT 1801 included in each pixel. One of a source region and a drain region of the switching TFT 1801 included in each pixel is a source signal line (also referred to as a data signal line) (S1 to Sx) for inputting an analog video signal, and the other is a driving included in each pixel. The TFT 1804 is connected to the gate electrode and the storage capacitor 1808 included in each pixel.

  One of the source region and the drain region of the driving TFT 1804 included in each pixel is connected to the power supply line (V1 to Vx), and the other is connected to the EL element 1806. The potential of the power supply lines (V1 to Vx) is called a power supply potential. The power supply lines (V1 to Vx) are connected to a storage capacitor 1808 included in each pixel.

  The EL element 1806 includes an anode, a cathode, and an EL layer provided between the anode and the cathode. In the case where the anode of the EL element 1806 is connected to the source region or the drain region of the driving TFT 1804, the anode of the EL element 1806 serves as a pixel electrode and the cathode serves as a counter electrode. On the other hand, in the case where the cathode of the EL element 1806 is connected to the source region or the drain region of the driving TFT 1804, the anode of the EL element 1806 is a counter electrode and the cathode is a pixel electrode.

  Note that in this specification, the potential of the counter electrode is referred to as a counter potential. A power source that applies a counter potential to the counter electrode is referred to as a counter power source. A potential difference between the potential of the pixel electrode and the potential of the counter electrode is an EL drive voltage, and this EL drive voltage is applied to the EL layer.

  FIG. 19 shows a timing chart when the EL display device shown in FIG. 18 is driven in an analog manner. A period from when one gate signal line is selected to when another gate signal line is selected next is referred to as one line period (L). A period from when one image is displayed until the next image is displayed corresponds to one frame period (F). In the case of the EL display device of FIG. 18, since there are y gate signal lines, y line periods (L1 to Ly) are provided in one frame period.

  As the resolution increases, the number of line periods in one frame period increases, and the drive circuit must be driven at a high frequency.

  First, the power supply lines (V1 to Vx) are kept at a constant power supply potential. The counter potential, which is the potential of the counter electrode, is also kept constant. The counter potential has a potential difference from the power supply potential to such an extent that the EL element emits light.

  In the first line period (L1), a selection signal from the gate signal line driver circuit is input to the gate signal line G1. Then, analog video signals are sequentially input to the source signal lines (S1 to Sx). Since all the switching TFTs connected to the gate signal line G1 are turned on, the analog video signal input to the source signal line is input to the gate electrode of the driving TFT via the switching TFT. .

  The amount of current flowing through the channel formation region of the driving TFT is controlled by the gate voltage.

  Here, a case where the source region of the driving TFT is connected to the power supply line and the drain region is connected to the EL element will be described as an example.

  Since the source region of the driving TFT is connected to the power supply line, the same potential is input to each pixel in the pixel portion. At this time, when an analog signal is input to the source signal line, a difference between the potential of the signal voltage and the potential of the source region of the driving TFT becomes a gate voltage. The current flowing through the EL element is determined by the gate voltage of the driving TFT. Here, the light emission luminance of the EL element is proportional to the current flowing between both electrodes of the EL element. Thus, the EL element emits light by being controlled by the voltage of the analog video signal.

  When the operation described above is repeated and the input of the analog video signal to the source signal lines (S1 to Sx) is finished, the first line period (L1) is finished. The period until the input of the analog video signal to the source signal lines (S1 to Sx) and the horizontal blanking period may be combined into one line period. Next, in the second line period (L2), a selection signal is input to the gate signal line G2. Similar to the first line period (L1), analog video signals are sequentially input to the source signal lines (S1 to Sx).

  When selection signals are input to all the gate signal lines (G1 to Gy), all the line periods (L1 to Ly) are completed. When all the line periods (L1 to Ly) end, one frame period ends. All pixels display during one frame period, and one image is formed. All the line periods (L1 to Ly) and the vertical blanking period may be combined into one frame period.

  As described above, the light emission amount of the EL element is controlled by the analog video signal, and gradation display is performed by controlling the light emission amount. This method is a so-called analog driving method, and gradation display is performed by changing the voltage of an analog video signal input to the source signal line.

  FIG. 20 is a graph showing the characteristics of the driving TFT, and 401 is called an Id-Vg characteristic (or Id-Vg curve). Here, Id is a drain current, and Vg is a gate voltage. From this graph, the amount of current flowing for an arbitrary gate voltage can be known.

  Usually, in driving the EL element, the region indicated by the dotted line 402 of the Id-Vg characteristic is used. A region surrounded by 402 is called a saturation region, and is a region where the drain current Id changes greatly with respect to the change of the gate voltage Vg.

  In the analog driving method, a saturation region is used in a driving TFT, and the drain current is changed by changing the gate voltage.

  The switching TFT is turned on, and an analog video signal input from the source signal line into the pixel is applied to the gate electrode of the driving TFT. Thus, the gate voltage of the driving TFT changes. At this time, according to the Id-Vg characteristic shown in FIG. 20, the drain current is determined on a one-to-one basis with respect to the gate voltage. Thus, a predetermined drain current flows through the EL element corresponding to the voltage of the analog video signal input to the gate electrode of the driving TFT, and the EL element emits light with a light emission amount corresponding to the current amount.

  As described above, the light emission amount of the EL element is controlled by the analog video signal, and gradation display is performed by controlling the light emission amount.

  Here, even if the same signal is input from the source signal line, the gate voltage of the driving TFT of each pixel changes when the potential of the source region of the driving TFT changes. Here, the potential of the source region of the driving TFT is supplied from a power supply line. However, the potential of the power supply line changes depending on the position inside the pixel portion due to the potential drop due to the wiring resistance.

  Further, not only the influence of the potential drop due to the wiring resistance of the power supply line in the pixel portion, but also a portion extending from the external power supply input portion (hereinafter referred to as an external input terminal) to the power supply line of the pixel portion ( Hereinafter, the potential drop of the power supply line routing portion also becomes a problem.

  That is, the potential of the power supply line varies depending on the length of the wiring route from the position of the external input terminal to the position of each power supply line in the pixel portion.

  Here, when the wiring resistance of the power supply line is small, the display device is relatively small, and the current flowing through the power supply line is relatively small, there is no problem. When the device is relatively large, the change in the potential of the power supply line due to the wiring resistance becomes large.

  In particular, the larger the display device, the greater the variation in the distance from the external input terminal to each power supply line in the pixel portion, and the greater the variation in the wiring length of the power supply line routing portion. For this reason, the change in the potential of the power supply line due to the potential drop in the power supply line routing portion becomes large.

  Variation in the potential of the power supply line due to these factors affects the light emission luminance of the EL element of each pixel and causes display unevenness because the display luminance is changed.

  Hereinafter, specific examples of variations in the potential of the power supply line are shown.

  As shown in FIG. 23, when a white or black box is displayed on the display screen, a phenomenon called crosstalk has occurred. This is a phenomenon in which a difference in luminance between the lateral direction of the box and the luminance occurs above or below the box.

  FIG. 40 shows a circuit diagram of a part of a pixel portion of a conventional display device in which this phenomenon occurs, and FIG. 41 shows a top view thereof.

  41, the same portions as those in FIG. 40 are denoted by the same reference numerals, and description thereof is omitted.

  Each pixel includes a switching TFT 4402, a driving TFT 4406, a storage capacitor 4419, and an EL element 4414.

  In FIGS. 40 and 41, the switching TFT 4402 has a double gate structure, but may have other structures.

  Crosstalk occurs because a difference occurs in the current flowing through the driving TFT 4406 in each of the pixels in the upper, lower, and horizontal directions of the box. The cause of this difference occurs because the power supply lines V1 and V2 are arranged in parallel to the source signal lines S1 and S2.

  For example, as shown in FIG. 23, when a white box is displayed on a part of the display screen, the EL is provided between the source and drain of the driving TFT of the box display pixel on the power supply line corresponding to the pixel that displays the box. Since the current flows through the element, the potential drop due to the wiring resistance of the power supply line is larger than that of the power supply line that supplies power only to the pixels not displaying the box. For this reason, darker portions occur at the top and bottom of the box than other pixels that do not display the box.

  In addition, as shown in FIG. 24, a conventional active matrix EL display device draws a power supply line from one direction of the display device, and inputs power, signals, and the like from the outside through this lead-out port.

  Here, when the size of the display screen of the display device was small, no problem occurred. However, as the display screen size of the display device increased, the current consumption increased in proportion to the area of the display screen. To do.

  In a display device having a 4-inch display screen and a display device having a 20-inch display screen, the current consumption is 25 times.

  Therefore, in the display device having a large display screen size, the above-described problem of potential drop becomes a big problem.

  Further, the power supply line (a in FIG. 24) near the take-out port does not generate a significant potential drop, but the power supply line (b in FIG. 24) far from the draw-out port is routed for a long distance. Therefore, a large potential drop due to the wiring resistance occurs. For this reason, the voltage applied to the EL element of the pixel having the driving TFT connected to the power supply line (b in FIG. 24) is lowered, and the image quality is lowered.

  For example, in a 20-inch display device, even if the wiring length is 700 mm, the wiring width is 10 mm, and the sheet resistance is 0.1 ohm, if the current flows about 1 A, the potential drop becomes 10 V, and normal display becomes impossible. .

  The present invention has been made in view of the above problems, and an object of the present invention is to provide an active matrix EL display device capable of clear multi-tone color display. It is another object of the present invention to provide a high-performance electronic device (electronic device) using such an active matrix EL display device.

  The present inventor has considered a method for reducing the potential drop due to the wiring resistance of the power supply line, particularly the potential drop due to the wiring resistance of the lead portion of the power supply line.

  The configuration of the present invention will be described below.

  According to the present invention, a plurality of source signal lines, a plurality of gate signal lines, a plurality of power supply lines, and a plurality of pixels arranged in a matrix are provided on an insulating surface, and the plurality of pixels are switched. In the display device including the thin film transistor for driving, the thin film transistor for driving, and the EL element, the display device includes a plurality of outlets, and the plurality of power supply lines are routed to the plurality of outlets. A display device is provided, wherein a potential is applied to the plurality of power supply lines at the mouth, and the lead-out port is provided in at least two directions of the display device.

  According to the present invention, a plurality of source signal lines, a plurality of gate signal lines, a plurality of power supply lines, and a plurality of pixels arranged in a matrix are provided on an insulating surface, and the plurality of pixels are switched. A display device including a thin film transistor for driving, a thin film transistor for driving, and an EL element has a lead-out port, the lead-out port has a plurality of external input terminals, and the plurality of power supply lines is five. Provided is a display device characterized in that the number is reduced to 50 or less, routed to the plurality of external input terminals, and a potential is applied to the plurality of power supply lines at the plurality of external input terminals. The

  According to the present invention, a plurality of source signal lines, a plurality of gate signal lines, a plurality of power supply lines, and a plurality of pixels arranged in a matrix are provided on an insulating surface, and the plurality of pixels are switched. A display device including a thin film transistor for driving, a driving thin film transistor, and an EL element has an external input terminal, and the plurality of power supply lines are routed to the external input terminal and have a feedback loop A display device is provided in which a potential is supplied to the power supply line via the external input terminal by a feedback amplifier.

  The display device may be characterized in that the plurality of power supply lines are arranged in a matrix.

  The plurality of power supply lines may be configured by a wiring layer that is the same as the source signal line and a wiring layer that is the same as the gate signal line.

  The plurality of power supply lines may be configured by a wiring layer different from the source signal line and a wiring layer that is the same as the gate signal.

  The plurality of power supply lines may be configured by a wiring layer different from the gate signal line and a wiring layer that is the same as the source signal line.

  The plurality of power supply lines may be formed of a wiring layer different from both the gate signal line and the source signal line.

  The display device may be characterized in that the number of the plurality of power supply lines in the column direction is smaller than the number of the plurality of pixels in the column direction.

  The display device may be characterized in that the number of the plurality of power supply lines in the row direction is smaller than the number of the pixels in the row direction.

  The display device may be characterized in that the diagonal of the display portion of the display device is 20 inches or more.

  A personal computer, a television receiver, a video camera, an image reproducing device, a head mounted display, or a portable information terminal using the display device may be used.

  In the conventional EL display device, when the screen size is increased, an increase in current is accompanied by a potential drop in the power supply line, which causes a deterioration in display image quality.

However, according to the present invention, the influence of the wiring resistance can be reduced by the above structure, and display can be performed without deteriorating the image quality even when the current flowing through the EL element increases.

  The structure of the display device of the present invention will be described below.

(First embodiment)
Drawing out the power supply line of the pixel portion to the outside is performed not only in one direction but also in a plurality of directions.

  The first embodiment will be described with reference to FIG.

  As shown in FIG. 1, the power supply line is drawn out from two directions of the power supply line lead-out port 1 and the power supply line lead-out port 2.

  Here, in this specification, the drawer port is constituted by a plurality of external input terminals, and indicates a portion to which a power supply potential, a video signal, or the like is input to the display device from the outside.

  In this way, by pulling out the power supply line from the two directions of the display device, the length of the wiring from each power supply line of the pixel portion to the external input terminal is shortened compared with the case of pulling out from the one direction. Variation in the length of the wiring can be reduced.

  With the above structure, it is possible to reduce the influence of the potential drop in the routing portion of the power supply line around the pixel portion.

(Second embodiment)
In the present embodiment, the wirings of the routing portion of the power supply line are gathered in small units and drawn out to a plurality of external input terminals that are not adjacent to each of the lead-out ports.

  The structure of this embodiment is shown in FIG.

  This is because each power supply line for each grouped power supply line is compared with the case where the power supply lines of the pixel portion shown in the conventional example of FIG. The length of the wiring to the terminal can be shortened, and variations in the wiring length can be reduced.

  That is, the difference in length between the wiring a and the wiring b in FIG. 4 is greatly reduced as compared with the difference in length between the wiring a and the wiring b in FIG.

  With the above structure, it is possible to reduce the influence of the potential drop in the routing portion of the power supply line around the pixel portion.

(Third embodiment)
As described above, the current flowing through the power supply line can be large in a large display device. In such a case, the influence of the potential drop due to the wiring resistance from the pixel region to the external input terminal cannot be ignored.

  As a countermeasure, it is possible to raise the potential of the external power supply in advance in anticipation of a potential drop. However, since the current that flows changes depending on the content of the display, it is not desirable to raise the potential of the external power supply uniformly. . Therefore, in this embodiment, it is proposed to use a feedback amplifier and include a wiring that causes a potential drop in the feedback loop.

As shown in FIG. 5, the external input terminal is connected to the output of the feedback amplifier, the voltage to be applied to the power supply line is input to the non-inverting input (+) of the feedback amplifier, and the inverting input terminal (−) is connected to the inverting input terminal (−). The potential of the power supply line of the pixel portion is monitored and applied. Due to the principle of the feedback amplifier, the non-inverting input terminal and the inverting input terminal operate so as to have the same potential. Therefore, the output terminal of the feedback amplifier outputs a potential that is higher than the potential drop. As described above, potential compensation is performed, and potential shift is eliminated.

  If the wiring resistance of the power supply line routing portion is R and the current is i, a potential drop of Ri occurs. However, since the current hardly flows at the monitor terminal, the potential drop does not occur.

  The feedback amplifier is composed of an external IC or the like on an external substrate after the panel is completed.

(Fourth embodiment)
FIG. 2 is a circuit diagram showing the configuration of the pixel portion of the present invention.

  Each pixel in the pixel portion includes a switching TFT 4402, a driving TFT 4406, a storage capacitor 4419, and an EL element 4414. The power supply lines (VX1 to VXn, VY1 to VYn) are arranged not only in the direction parallel to the source signal lines (S1 to Sn) but also in the vertical direction, and the source region of the pixel driving TFT 4406 from each direction or A voltage is supplied to the drain region. As a result, the current flowing through the EL element 4414 is supplied not only from the direction parallel to the source signal lines S1 to Sn but also from the vertical direction, so that the occurrence of crosstalk as in the conventional example can be suppressed. It is.

  Here, a power supply line is shared between adjacent pixels. As a result, the area occupied by the power supply line in each pixel can be reduced. Therefore, the aperture ratio can be increased even for a pixel having a structure in which power supply lines are arranged vertically and horizontally (matrix).

  The first to fourth embodiments can be implemented in any combination.

  Examples of the present invention will be described below.

  FIG. 4 shows an example in which the power supply lines are bundled in small units and connected to the external input terminals as described in the second embodiment.

  As the screen size increases, the potential drop also increases. Therefore, it is necessary to draw out with as short a wiring as possible. Therefore, in the present invention, the power supply lines are collected in small units and output to adjacent external input terminals.

  In the example shown in FIG. 4, the wiring resistance is reduced by collecting power supply lines in small units, passing through the driver region, and connecting to external input terminals.

  It is desirable to collect the power supply lines in the range of about 5 to 50.

  In this embodiment, a top view of a part (four pixels) of the pixel portion of the circuit diagram shown in FIG. 2 in the embodiment of the invention is shown in FIG.

  In addition, the same part as FIG. 2 is shown using the same code | symbol.

  A pixel includes a switching TFT 4402, a driving TFT 4406, a capacitor 4419, and an EL element 4414. In this embodiment, the power supply lines VX1 and VX2 are arranged in parallel with the gate signal lines G1 and G2 using the same wiring material as the gate signal lines G1 and G2, and the conventional source signal lines S1 and S2 are arranged. The parallel power supply lines VY1 and VY2 are connected via contact holes.

  The configuration in which the power supply line parallel to the gate signal line is formed using the same wiring layer as the gate signal line as in this embodiment is referred to as the first embodiment of the pixel structure of the present invention. .

  In the first embodiment of the pixel structure of the present invention, a matrix-like power supply line is formed in the conventional example without increasing the number of masks as compared with the case of actually configuring the pixels of FIGS. can do.

  This embodiment can be implemented by freely combining with the first embodiment.

  In this example, an example in which a power supply line is shared by adjacent pixels described in the fourth embodiment will be described with reference to FIGS. 10 and 42 to 44.

  In this embodiment, G1 to G4 are gate wirings of the switching TFT 4402 (a part of the gate signal lines), S1 to S3 are source wirings of the switching TFT 4402 (a part of the source signal lines), and 4406 is a drive. TFTs 4414 are EL elements, VY1 to VY2 are power supply lines parallel to the source wiring, VX1 to VX2 are power supply lines parallel to the gate wiring, and 4419 is a storage capacitor.

  FIG. 10 shows an example in which the power supply lines VY1 and VX1 are shared between two adjacent pixels. That is, there is a feature in that the two pixels are formed to be symmetrical with respect to the power supply lines VY1 and VX1. In this case, since the number of power supply lines can be reduced, the aperture ratio of the display device can be increased and the pixel portion can be made high definition.

  FIG. 42 shows a top view of FIG. The same parts as those in FIG. 10 are denoted by the same reference numerals, and description thereof is omitted.

  FIG. 43 shows another embodiment of the present invention. In this embodiment, the power supply line in the X direction is not arranged for all the pixel rows, but is 1 / n of the pixel rows. Here, n is a natural number of 2 or more. Here, an example in which n is 3 is shown.

  A top view of FIG. 43 is shown in FIG. The same parts as those in FIG. 42 are denoted by the same reference numerals and description thereof is omitted.

  This embodiment can be implemented by freely combining with either Embodiment 1 or Embodiment 2.

  In the present invention, the driving TFT of each pixel can be either an n-channel TFT or a p-channel TFT. However, when the anode of the EL element is a pixel electrode and the cathode is a counter electrode, the driving TFT is A p-channel TFT is preferable. On the other hand, when the anode of the EL element is a counter electrode and the cathode is a pixel electrode, the driving TFT is preferably an n-channel TFT.

  This embodiment can be implemented by freely combining with any of Embodiments 1 to 3.

  In this example, an example in which an EL display device of the present invention is manufactured will be described.

FIG. 6A is a top view of an EL display device using the present invention. In addition, FIG.
A cross-sectional view taken along line AA ′ is shown in FIG.

  6A, reference numeral 4010 denotes a substrate, 4011 denotes a pixel portion, 4012a and 4012b denote source signal line driver circuits, 4013a and 4013b denote gate signal line driver circuits, and the respective driver circuits are wirings 4014a, 4014b, 4015, Through 4016, it reaches the FPC 4017 and is connected to an external device.

  At this time, a cover material 6000, a sealing material (also referred to as a housing material) 7000, and a sealing material (second sealing material) 7001 so as to surround at least the pixel portion 4011, preferably the drive circuits 4012a, 4012b, 4013a, and 4013b and the pixel portion 4011. Is provided.

  FIG. 6B shows a cross-sectional structure of the EL display device of this embodiment. A driving circuit TFT (here, an n-channel TFT and a p-channel TFT are combined on a substrate 4010 and a base film 4021). And a pixel portion TFT 4023 (here, only a driving TFT for controlling the current to the EL element is shown). These TFTs may have a known structure (top gate structure or bottom gate structure).

  When the driving circuit TFT 4022 and the pixel portion TFT 4023 are completed, a pixel electrode 4027 made of a transparent conductive film electrically connected to the drain of the pixel portion TFT 4023 is formed on an interlayer insulating film (planarization film) 4026 made of a resin material. Form. As the transparent conductive film, a compound of indium oxide and tin oxide (referred to as ITO) or a compound of indium oxide and zinc oxide can be used. Then, after the pixel electrode 4027 is formed, an insulating film 4028 is formed, and an opening is formed over the pixel electrode 4027.

  Next, an EL layer 4029 is formed. The EL layer 4029 may have a stacked structure or a single-layer structure by freely combining known EL materials (a hole injection layer, a hole transport layer, a light-emitting layer, an electron transport layer, or an electron injection layer). A known technique may be used to determine the structure. EL materials include low-molecular materials and high-molecular (polymer) materials. When a low molecular material is used, a vapor deposition method is used. When a high molecular material is used, a simple method such as a spin coating method, a printing method, or an ink jet method can be used.

  In this embodiment, the EL layer is formed by vapor deposition using a shadow mask. Color display is possible by forming a light emitting layer (a red light emitting layer, a green light emitting layer, and a blue light emitting layer) capable of emitting light having different wavelengths for each pixel using a shadow mask. In addition, there are a method in which a color conversion layer (CCM) and a color filter are combined, and a method in which a white light emitting layer and a color filter are combined. Any method may be used. Of course, an EL display device emitting monochromatic light can also be used.

  After the EL layer 4029 is formed, a cathode 4030 is formed thereon. It is desirable to remove moisture and oxygen present at the interface between the cathode 4030 and the EL layer 4029 as much as possible. Therefore, it is necessary to devise such that the EL layer 4029 and the cathode 4030 are continuously formed in a vacuum, or the EL layer 4029 is formed in an inert atmosphere and the cathode 4030 is formed without being released to the atmosphere. In this embodiment, the above-described film formation is possible by using a multi-chamber type (cluster tool type) film formation apparatus.

  In this embodiment, a stacked structure of a LiF (lithium fluoride) film and an Al (aluminum) film is used as the cathode 4030. Specifically, a 1 nm-thick LiF (lithium fluoride) film is formed on the EL layer 4029 by evaporation, and a 300 nm-thick aluminum film is formed thereon. Of course, you may use the MgAg electrode which is a well-known cathode material. The cathode 4030 is connected to the wiring 4016 in the region indicated by 4031. The wiring 4016 is a power supply line for applying a predetermined voltage to the cathode 4030, and is connected to the FPC 4017 through the conductive paste material 4032.

  In the region indicated by reference numeral 4031, contact holes need to be formed in the interlayer insulating film 4026 and the insulating film 4028 in order to electrically connect the cathode 4030 and the wiring 4016. These may be formed when the interlayer insulating film 4026 is etched (when the pixel electrode contact hole is formed) or when the insulating film 4028 is etched (when the opening before the EL layer is formed). In addition, when the insulating film 4028 is etched, the interlayer insulating film 4026 may be etched all at once. In this case, if the interlayer insulating film 4026 and the insulating film 4028 are the same resin material, the shape of the contact hole can be improved.

  A passivation film 6003, a filler 6004, and a cover material 6000 are formed so as to cover the surface of the EL element thus formed.

  Further, a sealing material 7000 is provided inside the cover material 6000 and the substrate 4010 so as to surround the EL element portion, and a sealing material (second sealing material) 7001 is formed outside the sealing material 7000.

  At this time, the filler 6004 also functions as an adhesive for bonding the cover material 6000. As the filler 6004, PVC (polyvinyl chloride), epoxy resin, silicone resin, PVB (polyvinyl butyral) or EVA (ethylene vinyl acetate) can be used. It is preferable to provide a desiccant inside the filler 6004 because the moisture absorption effect can be maintained.

  Further, the filler 6004 may contain a spacer. At this time, the spacer may be a granular material made of BaO or the like, and the spacer itself may be hygroscopic.

  In the case where a spacer is provided, the passivation film 6003 can relieve the spacer pressure. In addition to the passivation film, a resin film for relaxing the spacer pressure may be provided.

  As the cover material 6000, a glass plate, an aluminum plate, a stainless steel plate, an FRP (Fiberglass-Reinforced Plastics) plate, a PVF (polyvinyl fluoride) film, a mylar film, a polyester film, or an acrylic film can be used. Note that when PVB or EVA is used as the filler 6004, it is preferable to use a sheet having a structure in which an aluminum foil of several tens of μm is sandwiched between PVF films or Mylar films.

  However, the cover material 6000 needs to have translucency depending on the light emission direction (light emission direction) from the EL element.

  The wiring 4016 is electrically connected to the FPC 4017 through a gap between the sealing material 7000 and the sealing material 7001 and the substrate 4010. Note that although the wiring 4016 has been described here, the other wirings 4014a, 4014b, and 4015 are also electrically connected to the FPC 4017 through the gap between the sealing material 7000 and the sealing material 7001 and the substrate 4010 in the same manner.

In this embodiment, the filler material 6004 is provided and then the cover material 6000 is bonded, and the sealing material 7000 is attached so as to cover the side surface (exposed surface) of the filler material 6004. However, the cover material 6000 and the sealing material 7000 are attached. The filler 6004 may be provided after the attachment. In this case, a filler inlet that leads to a gap formed by the substrate 4010, the cover material 6000, and the sealing material 7000 is provided. Then, the space is evacuated (10 ⁻² Torr or less), the inlet is immersed in a water tank containing the filler, and the pressure outside the space is made higher than the pressure inside the space, Fill in the void.

  This embodiment can be implemented in combination with any of Embodiments 1 to 4.

  In this embodiment, an example of manufacturing an EL display device having a different form from that of Embodiment 5 using the present invention will be described with reference to FIGS. Components having the same numbers as those in FIGS. 6 (A) and 6 (B) indicate the same parts, and thus description thereof is omitted.

  FIG. 7A is a top view of the EL display device of this embodiment, and FIG. 7B is a cross-sectional view taken along line AA ′ of FIG. 7A.

  In accordance with the fifth embodiment, a passivation film 6003 is formed to cover the surface of the EL element.

  Further, a filler 6004 is provided so as to cover the EL element. The filler 6004 also functions as an adhesive for bonding the cover material 6000. As the filler 6004, PVC (polyvinyl chloride), epoxy resin, silicone resin, PVB (polyvinyl butyral) or EVA (ethylene vinyl acetate) can be used. It is preferable to provide a desiccant inside the filler 6004 because the moisture absorption effect can be maintained.

  Further, the filler 6004 may contain a spacer. At this time, the spacer may be a granular material made of BaO or the like, and the spacer itself may be hygroscopic.

  In the case where a spacer is provided, the passivation film 6003 can relieve the spacer pressure. In addition to the passivation film, a resin film for relaxing the spacer pressure may be provided.

  As the cover material 6000, a glass plate, an aluminum plate, a stainless steel plate, an FRP (Fiberglass-Reinforced Plastics) plate, a PVF (polyvinyl fluoride) film, a mylar film, a polyester film, or an acrylic film can be used. Note that when PVB or EVA is used as the filler 6004, it is preferable to use a sheet having a structure in which an aluminum foil of several tens of μm is sandwiched between PVF films or Mylar films.

  However, the cover material 6000 needs to have translucency depending on the light emission direction (light emission direction) from the EL element.

  Next, after the cover material 6000 is bonded using the filler 6004, the frame material 6001 is attached so as to cover the side surface (exposed surface) of the filler 6004. The frame material 6001 is bonded by a sealing material (functioning as an adhesive) 6002. At this time, a photocurable resin is preferably used as the sealing material 6002, but a thermosetting resin may be used if the heat resistance of the EL layer permits. Note that the sealing material 6002 is desirably a material that does not transmit moisture and oxygen as much as possible. Further, a desiccant may be added inside the sealing material 6002.

  The wiring 4016 is electrically connected to the FPC 4017 through a gap between the sealing material 6002 and the substrate 4010. Note that although the wiring 4016 has been described here, the other wirings 4014a, 4014b, and 4015 are also electrically connected to the FPC 4017 through the gap between the sealing material 6002 and the substrate 4010 in the same manner.

In this embodiment, the cover material 6000 is bonded after the filler material 6004 is provided, and the frame material 6001 is attached so as to cover the side surface (exposed surface) of the filler material 6004. However, the cover material 6000 and the frame material 6001 are attached to each other. The filler 6004 may be provided after the attachment. In this case, a filler inlet that leads to a gap formed by the substrate 4010, the cover material 6000, and the frame material 6001 is provided. Then, the space is evacuated (10 ⁻² Torr or less), the inlet is immersed in a water tank containing the filler, and the pressure outside the space is made higher than the pressure inside the space, Fill in the void.

  This embodiment can be implemented by freely combining with any of Embodiments 1 to 5.

  Here, a more detailed cross-sectional structure of the pixel portion in the EL display device is shown in FIG.

  This embodiment corresponds to a case where a power supply line parallel to the source signal line is formed in the same layer as the source signal line, and a power supply line parallel to the gate signal line is formed in the same layer as the gate signal line. The pixel structure of the first embodiment of the pixel structure of the present invention is shown.

  In FIG. 8, an n-channel TFT formed using a known method is used as a switching TFT 3502 provided over a substrate 3501. In this embodiment, a double gate structure having gate electrodes 39a and 39b is employed. The double gate structure has a structure in which two TFTs are substantially connected in series, and there is an advantage that the off-current value can be reduced. In this embodiment, a double gate structure is used. However, a single gate structure may be used, and a triple gate structure or a multi-gate structure having more gates may be used. Alternatively, a p-channel TFT formed using a known method may be used.

  In this embodiment, the driving TFT 3503 is an n-channel TFT formed by a known method. The gate electrode 37 of the driving TFT 3503 is electrically connected to the drain wiring 35 of the switching TFT 3502 by the wiring 36. Reference numeral 34 denotes a source signal line.

  Since the driving TFT is an element for controlling the amount of current flowing through the EL element, a large amount of current flows, and the driving TFT is also an element having a high risk of deterioration due to heat or hot carriers. Therefore, a structure in which an LDD region is provided on the drain side of the driving TFT so as to overlap the gate electrode through the gate insulating film is extremely effective.

  In this embodiment, the driving TFT 3503 is illustrated with a single gate structure, but a multi-gate structure in which a plurality of TFTs are connected in series may be used. Further, a structure in which a plurality of TFTs are connected in parallel so that the channel formation region is substantially divided into a plurality of portions so that heat can be emitted with high efficiency may be employed. Such a structure is effective as a countermeasure against deterioration due to heat.

  The source wiring 40 is connected to a power supply line (power supply line) 38 formed in the same layer as the layer where the gate electrodes 37 and 39 are formed, and a constant voltage is always applied thereto. Here, a power supply line is also formed in the same layer as the source wiring 40 and the source signal line 34 and is electrically connected to the power supply line 38 through a contact hole, which is not shown here. .

  A first passivation film 41 is provided on the switching TFT 3502 and the driving TFT 3503, and a planarizing film 42 made of a resin insulating film is formed thereon. It is very important to flatten the step due to the TFT using the flattening film 42. Since an EL layer to be formed later is very thin, a light emission defect may occur due to the presence of a step. Therefore, it is desirable to planarize the pixel electrode before forming the pixel electrode so that the EL layer can be formed as flat as possible.

  Reference numeral 43 denotes a pixel electrode (in this case, a cathode of an EL element) made of a highly reflective conductive film, which is electrically connected to the drain region of the driving TFT 3503. As the pixel electrode 43, it is preferable to use a low-resistance conductive film such as an aluminum alloy film, a copper alloy film, or a silver alloy film, or a laminated film thereof. Of course, a laminated structure with another conductive film may be used.

  A light emitting layer 45 is formed in a groove (corresponding to a pixel) formed by banks 44a and 44b formed of an insulating film (preferably resin). Although only one pixel is shown here, a light emitting layer corresponding to each color of R (red), G (green), and B (blue) may be formed separately. A π-conjugated polymer material is used as the organic EL material for the light emitting layer. Typical polymer materials include polyparaphenylene vinylene (PPV), polyvinyl carbazole (PVK), and polyfluorene.

  There are various types of PPV organic EL materials such as “H. Shenk, H. Becker, O. Gelsen, E. Kluge, W. Kreuder, and H. Spreitzer,“ Polymers for Light Emitting ”. Materials such as those described in “Diodes”, Euro Display, Proceedings, 1999, p. 33-37 ”and Japanese Patent Laid-Open No. 10-92576 may be used.

  As a specific light emitting layer, cyanopolyphenylene vinylene may be used for a light emitting layer that emits red light, polyphenylene vinylene may be used for a light emitting layer that emits green light, and polyphenylene vinylene or polyalkylphenylene may be used for a light emitting layer that emits blue light. The film thickness may be 30 to 150 nm (preferably 40 to 100 nm).

  However, the above example is an example of an organic EL material that can be used as a light emitting layer, and it is not necessary to limit to this. An EL layer may be formed by freely combining a light-emitting layer, a charge transport layer, or a charge injection layer.

  For example, in this embodiment, an example in which a polymer material is used as the light emitting layer is shown, but a low molecular weight organic EL material may be used. It is also possible to use an inorganic material such as silicon carbide for the charge transport layer or the charge injection layer. As these organic EL materials and inorganic materials, known materials can be used.

  In this embodiment, the EL layer has a laminated structure in which a hole injection layer 46 made of PEDOT (polythiophene) or PAni (polyaniline) is provided on the light emitting layer 45. An anode 47 made of a transparent conductive film is provided on the hole injection layer 46. In the case of this embodiment, the light generated in the light emitting layer 45 is emitted toward the upper surface (in the direction opposite to the substrate 3501 on which the TFT is formed). Here, the anode must be made of a material having conductivity and translucency. As such a transparent conductive film, a compound of indium oxide and tin oxide or a compound of indium oxide and zinc oxide can be used. However, the transparent conductive film is formed after a light emitting layer or a hole injection layer having low heat resistance is formed. Therefore, those capable of forming a film at the lowest possible temperature are preferable.

  When the anode 47 is formed, the EL element 3505 is completed. Note that the EL element 3505 here is formed of a pixel electrode (cathode) 43, a light emitting layer 45, a hole injection layer 46, and an anode 47. Since the pixel electrode 43 substantially matches the area of the pixel, the entire pixel functions as an EL element. Therefore, the use efficiency of light emission is very high, and a bright image display is possible.

  In the present embodiment, a second passivation film 48 is further provided on the anode 47. The second passivation film 48 is preferably a silicon nitride film or a silicon nitride oxide film. This purpose is to cut off the EL element from the outside, and has both the meaning of preventing deterioration due to oxidation of the organic EL material and the meaning of suppressing degassing from the organic EL material. This increases the reliability of the EL display device.

  As described above, the EL display device of the present invention includes a pixel portion including pixels having a structure as shown in FIG. 8, and includes a switching TFT having a sufficiently low off-current value and a driving TFT resistant to hot carrier injection. Have. Therefore, an EL display device having high reliability and capable of displaying a good image can be obtained.

  This embodiment can be implemented by freely combining with any of Embodiments 1 to 6.

  In this embodiment, a structure in which the structure of the EL element 3505 is inverted in the pixel portion described in Embodiment 7 will be described. FIG. 9 is used for the description. Note that only the EL element 3701 and the driving TFT 3553 are different from the structure in FIG.

  In FIG. 9, the driving TFT 3553 is a p-channel TFT formed by a known method. Note that the driving TFT is not limited to a p-channel TFT but may be an n-channel TFT.

  In this embodiment, a transparent conductive film is used as the pixel electrode (anode) 50. Specifically, a conductive film made of a compound of indium oxide and zinc oxide is used. Of course, a conductive film made of a compound of indium oxide and tin oxide may be used.

  Then, after banks 51a and 51b made of insulating films are formed, a light emitting layer 52 made of polyvinylcarbazole is formed by solution coating. An electron injection layer 53 made of potassium acetylacetonate (denoted as acacK) and a cathode 54 made of an aluminum alloy are formed thereon. In this case, the cathode 54 also functions as a passivation film. Thus, an EL element 3701 is formed.

  In the case of this embodiment, the light generated in the light emitting layer 52 is emitted toward the substrate 3501 on which the TFT is formed as indicated by an arrow.

  This embodiment can be implemented by freely combining with any of Embodiments 1 to 6.

  2, 3, 10, and 42 to 44, a storage capacitor is provided to hold a voltage applied to the gate electrode of the driving TFT, but the storage capacitor can be omitted.

  In the case where an n-channel TFT used as a driving TFT has an LDD region provided so as to overlap the gate electrode through a gate insulating film, a parasitic capacitance generally called a gate capacitance is included in the overlapping region. However, this embodiment is characterized in that this parasitic capacitance is positively used as a capacitor for holding a voltage applied to the gate electrode of the driving TFT.

  Since the capacitance of the parasitic capacitance varies depending on the area where the gate electrode and the LDD region overlap, the capacitance of the parasitic capacitance is determined by the length of the LDD region included in the overlapping region.

  This embodiment can be implemented by freely combining with any of Embodiments 1 to 8.

  In this embodiment, a method for simultaneously manufacturing a pixel portion of an EL display device of the present invention and a TFT of a driver circuit portion provided around the pixel portion will be described. However, in order to simplify the explanation, a CMOS circuit which is a basic unit with respect to the drive circuit is illustrated.

  First, as shown in FIG. 11A, a substrate 501 having a base film (not shown) provided on the surface is prepared. In this embodiment, a silicon nitride oxide film having a thickness of 100 nm and a silicon nitride oxide film having a thickness of 200 nm are stacked on the crystallized glass as a base film. At this time, the nitrogen concentration in contact with the crystallized glass substrate is preferably 10 to 25 wt%. Of course, the element may be formed directly on the quartz substrate without providing a base film.

  Next, an amorphous silicon film 502 having a thickness of 45 nm is formed on the substrate 501 by a known film formation method. Note that the semiconductor film is not limited to an amorphous silicon film, and any semiconductor film including an amorphous structure (including a microcrystalline semiconductor film) may be used. Further, a compound semiconductor film including an amorphous structure such as an amorphous silicon germanium film may be used.

  The process from here to FIG. 11 (C) can be completely referred to Japanese Patent Laid-Open No. 10-247735 by the present applicant. This publication discloses a technique related to a method for crystallizing a semiconductor film using an element such as Ni as a catalyst.

First, a protective film 504 having openings 503a and 503b is formed. In this embodiment, a 150 nm thick silicon oxide film is used. Then, a layer (Ni-containing layer) 505 containing nickel (Ni) is formed on the protective film 504 by spin coating.
Regarding the formation of this Ni-containing layer, the above publication may be referred to.

  Next, as shown in FIG. 11B, heat treatment is performed at 570 ° C. for 14 hours in an inert atmosphere to crystallize the amorphous silicon film 502. At this time, with the Ni contact regions (hereinafter referred to as Ni-added regions) 506a and 506b as the starting point, the crystallization proceeds substantially parallel to the substrate, and the polysilicon film 507 having a crystal structure in which rod-like crystals are gathered and arranged It is formed.

  Next, as shown in FIG. 11C, an element belonging to Group 15 (preferably phosphorus) is added to the Ni-added regions 506a and 506b using the protective film 504 as a mask as it is. Thus, regions to which phosphorus is added at a high concentration (hereinafter referred to as phosphorus added regions) 508a and 508b are formed.

  Next, as shown in FIG. 11C, heat treatment is performed at 600 ° C. for 12 hours in an inert atmosphere. By this heat treatment, Ni present in the polysilicon film 507 moves, and finally, almost all of the Ni is captured in the phosphorus-added regions 508a and 508b as indicated by arrows. This is considered to be a phenomenon due to the gettering effect of the metal element (Ni in this embodiment) by phosphorus.

By this step, the concentration of Ni remaining in the polysilicon film 509 is reduced to at least 2 × 10 ¹⁷ atoms / cm ³ as measured by SIMS (mass secondary ion analysis). Ni is a lifetime killer for semiconductors, but if it is reduced to this level, TFT characteristics are not adversely affected. Further, since this concentration is almost the limit of measurement of the current SIMS analysis, it is considered that the concentration is actually lower (2 × 10 ¹⁷ atoms / cm ³ or less).

In this way, a polysilicon film 509 crystallized using a catalyst and reduced to a level at which the catalyst does not hinder the operation of the TFT is obtained. Thereafter, active layers 510 to 513 using only the polysilicon film 509 are formed by a patterning process. At this time, a marker for performing mask alignment in later patterning may be formed using the polysilicon film. (Fig. 11 (D)
)

  Next, as shown in FIG. 11E, a silicon nitride oxide film having a thickness of 50 nm is formed by plasma CVD, and heat treatment is performed at 950 ° C. for 1 hour in an oxidizing atmosphere to perform a thermal oxidation step. Note that the oxidizing atmosphere may be an oxygen atmosphere or an oxygen atmosphere to which a halogen element is added.

  In this thermal oxidation process, oxidation proceeds at the interface between the active layer and the silicon nitride oxide film, and the polysilicon film having a thickness of about 15 nm is oxidized to form a silicon oxide film having a thickness of about 30 nm. That is, an 80 nm-thick gate insulating film 514 formed by stacking a 30 nm-thick silicon oxide film and a 50 nm-thick silicon nitride oxide film is formed. The film thickness of the active layers 510 to 513 is 30 nm by this thermal oxidation process.

  Next, as illustrated in FIG. 12A, resist masks 515 a and 515 b are formed, and an impurity element imparting p-type (hereinafter referred to as a p-type impurity element) is added through the gate insulating film 514. As the p-type impurity element, typically, an element belonging to Group 13, typically boron or gallium can be used. This step (referred to as channel doping step) is a step for controlling the threshold voltage of the TFT.

In this embodiment, boron is added by an ion doping method in which diborane (B ₂ H ₆ ) is plasma-excited without mass separation. Of course, an ion implantation method for performing mass separation may be used. By this step, impurity regions 516 and 517 containing boron at a concentration of 1 × 10 ¹⁵ to 1 × 10 ¹⁸ atoms / cm ³ (typically 5 × 10 ^{16 to} 5 × 10 ¹⁷ atoms / cm ³ ) are formed. .

Next, as illustrated in FIG. 12B, resist masks 519 a and 519 b are formed, and an impurity element imparting n-type (hereinafter referred to as an n-type impurity element) is added through the gate insulating film 514. Note that as the n-type impurity element, an element typically belonging to Group 15, typically phosphorus or arsenic can be used. In this embodiment, phosphorus is added at a concentration of 1 × 10 ¹⁸ atoms / cm ³ using a plasma doping method in which phosphine (PH ₃ ) is plasma-excited without mass separation. Of course, an ion implantation method for performing mass separation may be used.

In the n-type impurity region 520 formed by this step, an n-type impurity element contains 2 × 10 ^{16 to} 5 × 10 ¹⁹ atoms / cm ³ (typically 5 × 10 ^{17 to} 5 × 10 ¹⁸ atoms / cm ^3). ) Adjust the dose so that it is included at the concentration of

  Next, as shown in FIG. 12C, an activation process of the added n-type impurity element and p-type impurity element is performed. Although there is no need to limit the activation means, since the gate insulating film 514 is provided, furnace annealing using an electric furnace is preferable. In addition, since there is a possibility that the active layer / gate insulating film interface in the portion to be a channel formation region is damaged in the step of FIG. 12A, it is desirable to perform the heat treatment at as high a temperature as possible.

  In this embodiment, crystallized glass with high heat resistance is used, so the activation process is performed by furnace annealing at 800 ° C. for 1 hour. Note that thermal oxidation may be performed with the treatment atmosphere being an oxidizing atmosphere, or heat treatment may be performed in an inert atmosphere.

  By this step, an end portion of the n-type impurity region 520, that is, a region to which the n-type impurity element existing around the n-type impurity region 520 is not added (p-type impurity region formed in the step of FIG. 12A). ) And the boundary part (joint part) are clarified. This means that when the TFT is later completed, the LDD region and the channel formation region can form a very good junction.

  Next, a conductive film having a thickness of 200 to 400 nm is formed and patterned to form gate electrodes 522 to 525. The channel length of each TFT is determined by the line width of the gate electrodes 522 to 525.

  Note that although the gate electrode may be formed of a single-layer conductive film, it is preferably a stacked film of two layers or three layers as necessary. A known conductive film can be used as the material of the gate electrode. Specifically, a film made of an element selected from tantalum (Ta), titanium (Ti), molybdenum (Mo), tungsten (W), chromium (Cr), and silicon (Si), or a nitride of the element. A film (typically a tantalum nitride film, a tungsten nitride film, a titanium nitride film), an alloy film (typically a Mo—W alloy or a Mo—Ta alloy), or a silicide film of the element. (Typically, a tungsten silicide film or a titanium silicide film) can be used. Of course, it may be used as a single layer or may be laminated.

  In this embodiment, a stacked film including a tungsten nitride (WN) film having a thickness of 50 nm and a tungsten (W) film having a thickness of 350 nm is used. This may be formed by sputtering. Further, when an inert gas such as xenon (Xe) or neon (Ne) is added as a sputtering gas, film peeling due to stress can be prevented.

  At this time, the gate electrode 523 is formed so as to overlap a part of the n-type impurity region 520 with the gate insulating film 514 interposed therebetween. This overlapped portion later becomes an LDD region overlapping with the gate electrode. The gate electrodes 524a and 524b appear to be two in the cross section, but are actually electrically connected.

Next, as shown in FIG. 13A, an n-type impurity element (phosphorus in this embodiment) is added in a self-aligning manner using the gate electrodes 522 to 525 as masks. The impurity regions 526 to 533 thus formed are adjusted so that phosphorus is added at a concentration of 1/2 to 1/10 (typically 1/3 to 1/4) of the n-type impurity region 520. Specifically, a concentration of 1 × 10 ^{16 to} 5 × 10 ¹⁸ atoms / cm ³ (typically 3 × 10 ^{17 to} 3 × 10 ¹⁸ atoms / cm ³ ) is preferable.

Next, as shown in FIG. 13B, resist masks 534a to 534d are formed so as to cover the gate electrodes and the like, and an n-type impurity element (phosphorus in this embodiment) is added to contain phosphorus at a high concentration. Impurity regions 535 to 539 are formed. Here again, ion doping using phosphine (PH ₃ ) is performed, and the concentration of phosphorus in this region is 1 × 10 ²⁰ to 1 × 10 ²¹ atoms / cm ³ (typically 2 × 10 ^{20 to} 5 × 10 ^21. atoms / cm ³ ).

  Although the source region or drain region of the n-channel TFT is formed by this process, the switching TFT remains part of the n-type impurity regions 528 to 531 formed in the process of FIG. This remaining region becomes the LDD region of the switching TFT.

Next, as shown in FIG. 13C, the resist masks 534a to 534d are removed, and a new resist mask 542 is formed. Then, a p-type impurity element (boron in this embodiment) is added to form impurity regions 540, 541, 543, and 544 containing boron at a high concentration. Here, the concentration is 3 × 10 ^{20 to} 3 × 10 ²¹ atoms / cm ³ (typically 5 × 10 ²⁰ to 1 × 10 ²¹ atoms / cm ³ ) by ion doping using diborane (B ₂ H ₆ ). Boron is added so that

Note that phosphorus is already added to the impurity regions 540, 541, 543, and 544 at a concentration of 1 × 10 ²⁰ to 1 × 10 ²¹ atoms / cm ³ , but the boron added here is at least three times or more of that. Added at a concentration of Therefore, the n-type impurity region formed in advance is completely inverted to the p-type and functions as a p-type impurity region.

  Next, as shown in FIG. 13D, after the resist mask 542 is removed, a first interlayer insulating film 546 is formed. As the first interlayer insulating film 546, an insulating film containing silicon may be used as a single layer, or a laminated film combined therewith may be used. The film thickness may be 400 nm to 1.5 μm. In this embodiment, a structure is formed in which a silicon oxide film having a thickness of 800 nm is stacked on a silicon nitride oxide film having a thickness of 200 nm.

  Thereafter, the n-type or p-type impurity element added at each concentration is activated. As the activation means, a furnace annealing method is preferable. In this embodiment, heat treatment is performed in an electric furnace in a nitrogen atmosphere at 550 ° C. for 4 hours.

  Further, a hydrogenation treatment is performed by performing a heat treatment at 300 to 450 ° C. for 1 to 12 hours in an atmosphere containing 3 to 100% hydrogen. This step is a step in which the dangling bonds of the semiconductor film are terminated with hydrogen by thermally excited hydrogen. As another means of hydrogenation, plasma hydrogenation (using hydrogen excited by plasma) may be performed.

  Note that hydrogenation treatment may be performed before the first interlayer insulating film 546 is formed. That is, after the 200 nm-thick silicon nitride oxide film is formed, the hydrogenation treatment may be performed as described above, and then the remaining 800 nm-thick silicon oxide film may be formed.

  Next, as shown in FIG. 14A, contact holes are formed in the first interlayer insulating film 546 and the gate insulating film 514, and source wirings 547 to 550 and drain wirings 551 to 553 are formed. In this embodiment, this electrode is a laminated film having a three-layer structure in which a Ti film is 100 nm, an aluminum film containing Ti is 300 nm, and a Ti film 150 nm is continuously formed by sputtering. Of course, other conductive films may be used.

  Next, a first passivation film 554 is formed with a thickness of 50 to 500 nm (typically 200 to 300 nm). In this embodiment, a silicon nitride oxide film having a thickness of 300 nm is used as the first passivation film 554. This may be replaced by a silicon nitride film.

At this time, it is effective to perform plasma treatment using a gas containing hydrogen such as H ₂ or NH ₃ prior to the formation of the silicon nitride oxide film. Hydrogen excited by this pretreatment is supplied to the first interlayer insulating film 546 and heat treatment is performed, whereby the film quality of the first passivation film 554 is improved. At the same time, since hydrogen added to the first interlayer insulating film 546 diffuses to the lower layer side, the active layer can be effectively hydrogenated.

  Next, as shown in FIG. 14B, a second interlayer insulating film 555 made of an organic resin is formed. As the organic resin, polyimide, acrylic, BCB (benzocyclobutene), or the like can be used. In particular, since the second interlayer insulating film 555 needs to flatten a step formed by the TFT, an acrylic film having excellent flatness is preferable. In this embodiment, an acrylic film is formed with a thickness of 2.5 μm.

  Next, a contact hole reaching the drain wiring 553 is formed in the second interlayer insulating film 555 and the first passivation film 554, and a pixel electrode (anode) 556 is formed. In this embodiment, an indium tin oxide (ITO) film having a thickness of 110 nm is formed and patterned to form a pixel electrode. Alternatively, a transparent conductive film in which 2 to 20% zinc oxide (ZnO) is mixed with indium oxide may be used. This pixel electrode becomes the anode of the EL element 203.

  Next, an insulating film containing silicon (silicon oxide film in this embodiment) is formed to a thickness of 500 nm, an opening is formed at a position corresponding to the pixel electrode 556, and a third interlayer insulating film 557 is formed. When the opening is formed, a tapered sidewall can be easily formed by using a wet etching method. If the side wall of the opening is not sufficiently gentle, the deterioration of the EL layer due to the step becomes a significant problem.

  Next, an EL layer 558 and a cathode (MgAg electrode) 559 are continuously formed using a vacuum deposition method without being released to the atmosphere. Note that the EL layer 558 may have a thickness of 80 to 200 nm (typically 100 to 120 nm), and the cathode 559 may have a thickness of 180 to 300 nm (typically 200 to 250 nm).

  In this step, an EL layer and a cathode are sequentially formed for a pixel corresponding to red, a pixel corresponding to green, and a pixel corresponding to blue. However, since the EL layer has poor resistance to the solution, it has to be formed individually for each color without using a photolithography technique. Therefore, it is preferable to hide other than the desired pixels using a metal mask, and selectively form the EL layer and the cathode only at necessary portions.

  That is, first, a mask that hides all pixels other than those corresponding to red is set, and an EL layer and a cathode emitting red light are selectively formed using the mask. Next, a mask for hiding all but the pixels corresponding to green is set, and the EL layer and the cathode emitting green light are selectively formed using the mask. Next, similarly, a mask for hiding all but the pixels corresponding to blue is set, and an EL layer and a cathode emitting blue light are selectively formed using the mask. Note that although all the different masks are described here, the same mask may be used. Further, it is preferable to perform processing without breaking the vacuum until the EL layer and the cathode are formed on all the pixels.

  Note that a known material can be used for the EL layer 558. As the known material, it is preferable to use an organic material in consideration of the driving voltage. For example, a four-layer structure including a hole injection layer, a hole transport layer, a light emitting layer, and an electron injection layer may be used as the EL layer. In this embodiment, an example in which an MgAg electrode is used as the cathode of the EL element 203 is shown, but other known materials can be used.

  As the protective electrode 560, a conductive film containing aluminum as its main component may be used. The protective electrode 560 may be formed by a vacuum evaporation method using a mask different from that used when the EL layer and the cathode are formed. In addition, it is preferable that the EL layer and the cathode are formed continuously without being released to the atmosphere after forming the EL layer and the cathode.

  Finally, a second passivation film 561 made of a silicon nitride film is formed to a thickness of 300 nm. In practice, the protective electrode 560 plays a role of protecting the EL layer from moisture and the like, but the reliability of the EL element 203 can be further improved by forming the second passivation film 561.

  Thus, an active matrix EL display device having a structure as shown in FIG. 14C is completed. Reference numeral 201 denotes a switching TFT, 202 denotes a driving TFT, 204 denotes a driving circuit n-channel TFT, and 205 denotes a driving circuit p-channel TFT.

  Actually, when completed up to FIG. 14C, packaging with a housing material such as a highly airtight protective film (laminate film, UV curable resin film, etc.) or ceramic sealing can so as not to be exposed to the outside air. (Encapsulation) is preferable.

  In this embodiment, a configuration of a source signal side driver circuit when driving is performed using a digital time gray scale method instead of an analog gray scale method will be described.

  FIG. 15 is a circuit diagram showing an example of a source signal side driving circuit used in this embodiment. In the present invention, the driving method can be applied to any of an analog gradation method, a digital time gradation method, a digital area gradation method, and the like. Further, a method combining these gradation methods is also possible.

  A shift register 801, latches (A) (802), and latches (B) (803) are arranged as shown in the figure. In this embodiment, one set of latches (A) (802) and one set of latches (B) (803) correspond to four source signal lines S_a to S_d. In this embodiment, the level shifter for changing the amplitude range of the voltage of the signal is not provided. However, the designer may appropriately provide it.

  The clock signal CLKB, the clock signal CLKB in which the polarity of the CLK is inverted, the start pulse signal SP, and the drive direction switching signal SL / R are input to the shift register 801 from the wirings shown in the drawing, respectively. The digital data signal VD input from the outside is input to the latch (A) (802) from the wiring shown in the figure. The signals S_LATb in which the polarities of the latch signals S_LAT and S_LAT are inverted are respectively input to the latches (B) (803) from the wirings shown in the drawing.

  A detailed configuration of the latches (A) and (802) will be described using a part 804 of the latches (A) and (802) corresponding to the source signal line S_a as an example. A part 804 of the latch (A) (802) has two clocked inverters and two inverters.

  A top view of a portion 804 of the latch (A) (802) is shown in FIG. Reference numerals 831a and 831b denote active layers of TFTs forming one of the inverters included in a part 804 of the latch (A) (802), respectively. Reference numeral 836 denotes a common gate electrode of the TFTs forming one of the inverters. is there. 832a and 832b are active layers of TFTs forming another inverter included in a part 804 of the latch (A) (802), and 837a and 837b are gates provided on the active layers 832a and 832b, respectively. Electrode. Note that the gate electrodes 837a and 837b are electrically connected.

  Reference numerals 833a and 833b denote active layers of TFTs that form one of the clocked inverters included in the part 804 of the latch (A) (802). Gate electrodes 838a and 838b are provided on the active layer 833a to form a double gate structure. Gate electrodes 838b and 839 are provided on the active layer 833b to form a double gate structure.

  Reference numerals 834a and 834b denote active layers of TFTs that form another clocked inverter included in the portion 804 of the latch (A) (802). Gate electrodes 839 and 840 are provided on the active layer 834a to form a double gate structure. Further, gate electrodes 840 and 841 are provided on the active layer 834b to form a double gate structure. FIG. 45 shows gradation characteristics when such digital gradation is performed.

  If the above digital time gray scale method is used, 64 gray scales can be expressed as shown in FIG.

  This embodiment can be implemented by freely combining with any of Embodiments 1 to 10.

  In the EL display device of the present invention, the material used for the EL layer of the EL element is not limited to the organic EL material, and the present invention can also be implemented using an inorganic EL material. However, since the current inorganic EL material has a very high driving voltage, a TFT having a withstand voltage characteristic that can withstand such a driving voltage must be used.

  Alternatively, if an inorganic EL material with a lower driving voltage is developed in the future, it can be applied to the present invention.

  This embodiment can be implemented by freely combining with any of Embodiments 1 to 11.

  In the present invention, the organic material used for the EL layer may be a low molecular organic material or a polymer (polymeric) organic material.

As the low molecular weight organic material, materials centering on Alq ₃ (tris-8-quinolilite-aluminum), TPD (triphenylamine derivative) and the like are known. Examples of the polymer organic material include a π-conjugated polymer material. Typically, PPV (polyphenylene vinylene), PVK (polyvinyl carbazole), polycarbonate, and the like can be given.

  Polymer (polymer) organic substances can be formed by simple thin film formation methods such as spin coating (also called solution coating), dipping, dispensing, printing, or inkjet, compared to low molecular organic substances. High heat resistance.

In addition, in the EL element included in the EL display device of the present invention, when the EL layer included in the EL element includes an electron transport layer and a hole transport layer, the electron transport layer and the hole transport layer are formed of an inorganic material. The material may be composed of an amorphous semiconductor such as amorphous Si or amorphous Si _1-x C _x .

  A large amount of trap states exist in an amorphous semiconductor, and a large amount of interface states are formed at the interface where the amorphous semiconductor is in contact with another layer. Therefore, the EL element can emit light at a low voltage and can also increase the luminance.

  Further, a dopant (impurity) may be added to the organic EL layer to change the light emission color of the organic EL layer. Examples of the dopant include DCM1, Nile red, rubrene, coumarin 6, TPB, quinacridone and the like.

  This embodiment can be implemented by freely combining with Embodiments 1 to 12.

  In this embodiment, an EL display device of the present invention will be described with reference to FIGS. FIG. 21A is a top view showing a state in which the EL element is encapsulated in the TFT substrate on which the EL element is formed. Reference numeral 6801 shown by a dotted line denotes a source signal side driver circuit, 6802a and 6802b denote gate signal side driver circuits, and 6803 denotes a pixel portion. Reference numeral 6804 denotes a cover material, 6805 denotes a first seal material, 6806 denotes a second seal material, and a filler 6807 (FIG. 21) is provided between the inner cover material surrounded by the first seal material 6805 and the TFT substrate. (B)) is provided.

  Reference numeral 6808 denotes a connection wiring for transmitting a signal input to the source signal side driver circuit 6801, the gate signal side driver circuit 6802a, and the pixel portion 403, and an FPC (flexible printed circuit) serving as a connection terminal with an external device. ) A video signal and a clock signal are received from 409.

  Here, FIG. 21B is a cross-sectional view corresponding to a cross section taken along line A-A ′ of FIG. In FIGS. 21A and 21B, the same reference numerals are used for the same parts.

  As shown in FIG. 21B, a pixel portion 6803 and a source signal side driver circuit 6801 are formed over a substrate 6800, and the pixel portion 6803 is a TFT for controlling a current flowing through an EL element (hereinafter referred to as a drive). And a pixel electrode 6852 electrically connected to its drain. In this embodiment, the driving TFT 6851 is a p-channel TFT. The source signal side driver circuit 6801 is formed using a CMOS circuit in which an n-channel TFT 6853 and a p-channel TFT 6854 are complementarily combined.

  Each pixel has a color filter (R) 6855, a color filter (G) 6856, and a color filter (B) (not shown) under the pixel electrode. Here, the color filter (R) is a color filter that extracts red light, the color filter (G) is a color filter that extracts green light, and the color filter (B) is a color filter that extracts blue light. Note that the color filter (R) 6855 is provided in a red light emitting pixel, the color filter (G) 6856 is provided in a green light emitting pixel, and the color filter (B) is provided in a blue light emitting pixel.

  As an effect when these color filters are provided, first, the color purity of the emission color is improved. For example, red light is emitted from an EL element from a red light emitting pixel (in this embodiment, emitted toward the pixel electrode side). By passing this red light through a color filter that extracts red light, red light is emitted. The purity of can be improved. The same applies to other green light and blue light.

  Further, in a structure that does not use a conventional color filter, visible light that enters from the outside of the EL display device excites the light emitting layer of the EL element, which may cause a problem that a desired color cannot be obtained. However, by providing a color filter as in this embodiment, only light of a specific wavelength enters the EL element. That is, it is possible to prevent a problem that the EL element is excited by light from the outside.

  In addition, although the structure which provides a color filter is proposed conventionally, the EL element used the thing of white light emission. In this case, in order to extract red light, light of other wavelengths is cut, which causes a reduction in luminance. However, in this embodiment, for example, red light emitted from an EL element is passed through a color filter that extracts red light, so that there is no reduction in luminance.

  Next, the pixel electrode 6852 is formed of a transparent conductive film and functions as an anode of the EL element. In addition, insulating films 6857 are formed on both ends of the pixel electrode 6852, and a light emitting layer 6858 that emits red light and a light emitting layer 6859 that emits green light are formed. Although not shown, a light emitting layer that emits blue light is provided in adjacent pixels, and color display is performed by pixels corresponding to red, green, and blue. Of course, a pixel provided with a blue light emitting layer is provided with a color filter for extracting blue.

  Note that as the material of the light emitting layers 6858 and 6859, not only an organic material but also an inorganic material can be used. In addition to the light emitting layer, a stacked structure in which an electron injection layer, an electron transport layer, a hole transport layer, or a hole injection layer are combined may be used.

  Further, a cathode 6860 of an EL element is formed on each light emitting layer with a light-shielding conductive film. The cathode 6860 is common to all the pixels, and is electrically connected to the FPC 6809 via the connection wiring 6808.

  Next, a first sealant 6805 is formed with a dispenser or the like, a spacer (not shown) is distributed, and the cover material 6804 is bonded. Then, a filler 6807 is filled in a region surrounded by the TFT substrate, the cover material 6804, and the first sealant 6805 by a vacuum injection method.

  In this embodiment, barium oxide is added to the filler 6807 as the hygroscopic substance 6861 in advance. In this embodiment, a hygroscopic substance is added to the filler and used. However, the hygroscopic substance can be dispersed in a lump and enclosed in the filler. Although not shown, it is also possible to use a hygroscopic substance as the spacer material.

  Next, after the filler 6807 is cured by ultraviolet irradiation or heating, an opening (not shown) formed in the first sealant 6805 is closed. After the opening of the first sealant 6805 is closed, the connection wiring 6808 and the FPC 6809 are electrically connected using the conductive material 6862. Further, a second seal material 6806 is provided so as to cover the exposed portion of the first seal material 6805 and a part of the FPC 6809. The second sealant 6806 may be formed using the same material as the first sealant 6807.

  By encapsulating the EL element in the filler 6807 using the above-described method, the EL element can be completely blocked from the outside, and a substance that promotes oxidation of organic materials such as moisture and oxygen enters from the outside. Can be prevented. Accordingly, a highly reliable EL display device can be manufactured.

  In addition, since the present invention can be used to divert an existing production line for liquid crystal display devices, the cost of maintenance investment can be greatly reduced, and a plurality of light emission from a single substrate can be achieved with a high yield process. Since the device can be produced, the manufacturing cost can be greatly reduced.

  In this embodiment, an example in which the emission direction of light emitted from an EL element and the arrangement of color filters are different in the EL display device shown in Embodiment 14 will be described. Although FIG. 22 is used for the description, the basic structure is the same as that of FIG.

  In this embodiment, an n-channel TFT is used as the driving TFT 6902 in the pixel portion 6901. In addition, a pixel electrode 6903 is electrically connected to the drain of the driving TFT 6902, and the pixel electrode 6903 is formed of a light-shielding conductive film. In this embodiment, the pixel electrode 6903 serves as the cathode of the EL element.

  In addition, a transparent conductive film 6904 common to each pixel is formed over the light emitting layer 6858 emitting red light and the light emitting layer 6859 emitting green light formed using the present invention. This transparent conductive film 6904 becomes the anode of the EL element.

Further, in this embodiment, a color filter (R) 6905, a color filter (G)
6906 and a color filter (B) (not shown) are formed on the cover material 6804. In the case of the structure of the EL element of this example, the emission direction of light emitted from the light emitting layer is directed to the cover material side. Therefore, with the structure of FIG. 22, a color filter can be installed in the light path.

  When the color filter (R) 6905, the color filter (G) 6906, and the color filter (B) (not shown) are provided on the cover material 6804 as in this embodiment, the number of steps for the TFT substrate can be reduced and the yield can be reduced. There is an advantage that throughput can be improved.

  36 and 38 show a second embodiment of the pixel structure of the present invention. In this embodiment, in order to form a power supply line, a wiring layer different from the source signal line and the gate signal line is added.

  36, the same portions as those in FIG. 8 shown in the seventh embodiment are denoted by the same reference numerals, and description thereof is omitted.

  In FIG. 38, the same parts as those in FIG. 9 shown in the eighth embodiment are denoted by the same reference numerals, and description thereof is omitted.

  A wiring layer 4502a is provided below the semiconductor layer, and a power supply line 49a is formed. By providing another layer in this way, it is possible to prevent a decrease in the aperture ratio due to the addition of wiring.

37 and 39 show a third embodiment of the present invention. In this embodiment, the power supply line 49b is provided in a layer 4502b different from the second embodiment.

  Note that, in FIG. 37, the same parts as those in FIG.

  In FIG. 39, the same parts as those shown in FIG.

  In FIG. 37 and FIG. 39, the power supply line 49b is formed above the signal line 34. However, instead of this location, it may be a layer between the gate signal line and the source signal line, or below the gate signal. It may be a layer.

  In this embodiment, the case where the light emission direction of the EL display device is set to the lower surface (substrate side) direction and the power supply line is provided below the semiconductor layer in the embodiment 10 will be described. However, in order to simplify the explanation, a CMOS circuit which is a basic unit with respect to the drive circuit is illustrated. Here, the driver circuit TFT can be manufactured by using the manufacturing method described in Embodiment 10;

  First, as shown in FIG. 25A, a substrate 600 is prepared. In this example, crystallized glass was used. A conductive film having a thickness of 200 to 400 nm is formed over the substrate 600, patterned by a resist mask 601, and etched to form a power supply line 602. Etching may be dry etching or wet etching.

Next, as shown in FIGS. 25B and 25C, an oxide film is formed. In this embodiment, a silicon nitride oxide film 603 with a thickness of 100 nm and a silicon nitride oxide film 604 with a thickness of 200 nm are stacked and used. At this time, the nitrogen concentration of the silicon nitride oxide film 603 in contact with the crystallized glass substrate is preferably set to 10 to 25 wt%. After the nitrided oxide film 604 is formed, the surface is planarized. Specifically, CMP or surface polishing is performed.

  Next, as shown in FIG. 25D, an amorphous silicon film 605 having a thickness of 45 nm is formed by a known film formation method. Note that the semiconductor film is not limited to an amorphous silicon film, and any semiconductor film including an amorphous structure (including a microcrystalline semiconductor film) may be used. Further, a compound semiconductor film including an amorphous structure such as an amorphous silicon germanium film may be used.

  The process from here to FIG. 26 (C) can be completely referred to Japanese Patent Laid-Open No. 10-247735 by the present applicant. This publication discloses a technique related to a method for crystallizing a semiconductor film using an element such as Ni as a catalyst.

  First, as shown in FIG. 25E, a protective film 607 having openings 606a and 606b is formed. In this embodiment, a 150 nm thick silicon oxide film is used. Then, as shown in FIG. 26A, a layer (Ni-containing layer) 608 containing nickel (Ni) is formed on the protective film 607 by spin coating. Regarding the formation of this Ni-containing layer, the above publication may be referred to.

  Next, as shown in FIG. 26B, heat treatment is performed at 570 ° C. for 14 hours in an inert atmosphere to crystallize the amorphous silicon film 605. At this time, with the Ni contact regions (hereinafter referred to as Ni-added regions) 609a and 609b as a starting point, the crystallization proceeds approximately in parallel with the substrate, and the polysilicon film 610 having a crystal structure in which rod-like crystals are gathered and arranged is formed. It is formed.

  Next, as shown in FIG. 26C, an element belonging to Group 15 (preferably phosphorus) is added to the Ni-added regions 609a and 609b using the protective film 607 as it is as a mask. Thus, regions to which phosphorus is added at a high concentration (hereinafter referred to as phosphorus added regions) 611a and 611b are formed.

  Next, as illustrated in FIG. 26C, heat treatment is performed at 600 ° C. for 12 hours in an inert atmosphere. By this heat treatment, Ni existing in the polysilicon film 610 moves, and finally, almost all is trapped in the phosphorus-added regions 611a and 611b as indicated by arrows. This is considered to be a phenomenon due to the gettering effect of the metal element (Ni in this embodiment) by phosphorus.

By this step, the concentration of Ni remaining in the polysilicon film 612 is reduced to at least 2 × 10 ¹⁷ atoms / cm ³ as measured by SIMS (mass secondary ion analysis). Ni is a lifetime killer for semiconductors, but if it is reduced to this level, TFT characteristics are not adversely affected. Further, since this concentration is almost the limit of measurement of the current SIMS analysis, it is considered that the concentration is actually lower (2 × 10 ¹⁷ atoms / cm ³ or less).

  Thus, a polysilicon film 612 that is crystallized using a catalyst and reduced to a level at which the catalyst does not hinder the operation of the TFT is obtained. Thereafter, active layers 613a and 613b using only the polysilicon film 612 are formed by a patterning process. At this time, a marker for performing mask alignment in later patterning may be formed using the polysilicon film. (Fig. 26 (D))

  Next, as shown in FIG. 26E, a silicon nitride oxide film having a thickness of 50 nm is formed by a plasma CVD method, and then a heat treatment is performed in an oxidizing atmosphere at 950 ° C. for 1 hour to perform a thermal oxidation step. . Note that the oxidizing atmosphere may be an oxygen atmosphere or an oxygen atmosphere to which a halogen element is added.

  In this thermal oxidation process, oxidation proceeds at the interface between the active layer and the silicon nitride oxide film, and the polysilicon film having a thickness of about 15 nm is oxidized to form a silicon oxide film having a thickness of about 30 nm. That is, an 80 nm-thick gate insulating film 614 formed by stacking a 30 nm-thick silicon oxide film and a 50 nm-thick silicon nitride oxide film is formed. The film thickness of the active layers 613a and 613b is 30 nm by this thermal oxidation process.

Next, as illustrated in FIG. 27A, a resist mask 615 is formed, and an impurity element imparting p-type conductivity (hereinafter referred to as a p-type impurity element) through a gate insulating film 614 is formed.
Add. As the p-type impurity element, typically, an element belonging to Group 13, typically boron or gallium can be used. This step (referred to as channel doping step) is a step for controlling the threshold voltage of the TFT.

In this embodiment, boron is added by an ion doping method in which diborane (B ₂ H ₆ ) is plasma-excited without mass separation. Of course, an ion implantation method for performing mass separation may be used. By this step, an impurity region 616 containing boron at a concentration of 1 × 10 ¹⁵ to 1 × 10 ¹⁸ atoms / cm ³ (typically 5 × 10 ^{16 to} 5 × 10 ¹⁷ atoms / cm ³ ) is formed.

Next, as illustrated in FIG. 27B, a resist mask 619 is formed, and an impurity element imparting n-type conductivity (hereinafter referred to as an n-type impurity element) through a gate insulating film 614 is formed.
Add. Note that as the n-type impurity element, an element typically belonging to Group 15, typically phosphorus or arsenic can be used. In this embodiment, phosphorus is added at a concentration of 1 × 10 ¹⁸ atoms / cm ³ using a plasma doping method in which phosphine (PH ₃ ) is plasma-excited without mass separation. Of course, an ion implantation method for performing mass separation may be used.

In the n-type impurity region 620 formed by this step, an n-type impurity element contains 2 × 10 ^{16 to} 5 × 10 ¹⁹ atoms / cm ³ (typically 5 × 10 ^{17 to} 5 × 10 ¹⁸ atoms / cm ^3. ) Adjust the dose so that it is included at the concentration of

  Next, as shown in FIG. 27C, an activation process of the added n-type impurity element and p-type impurity element is performed. There is no need to limit the activating means, but since the gate insulating film 614 is provided, furnace annealing using an electric furnace is preferable. In addition, since there is a possibility that the active layer / gate insulating film interface in the portion to be a channel formation region is damaged in the step of FIG. 27A, it is preferable to perform the heat treatment at as high a temperature as possible.

  In this embodiment, crystallized glass with high heat resistance is used, so the activation process is performed by furnace annealing at 800 ° C. for 1 hour. Note that thermal oxidation may be performed with the treatment atmosphere being an oxidizing atmosphere, or heat treatment may be performed in an inert atmosphere.

  Next, a conductive film having a thickness of 200 to 400 nm is formed and patterned to form gate electrodes 622, 623, and 625, a source signal electrode 624, and a power supply electrode 626. The channel length of each TFT is determined by the line width of the gate electrodes 622, 623, and 625. (Fig. 27 (D))

  Note that although the gate electrode may be formed of a single-layer conductive film, it is preferably a stacked film of two layers or three layers as necessary. A known conductive film can be used as the material of the gate electrode. Specifically, a film made of an element selected from tantalum (Ta), titanium (Ti), molybdenum (Mo), tungsten (W), chromium (Cr), and silicon (Si), or a nitride of the element. A film (typically a tantalum nitride film, a tungsten nitride film, a titanium nitride film), an alloy film (typically a Mo—W alloy or a Mo—Ta alloy), or a silicide film of the element. (Typically, a tungsten silicide film or a titanium silicide film) can be used. Of course, it may be used as a single layer or may be laminated.

  In this embodiment, a stacked film including tungsten nitride (WN) films 622b, 623b, and 625b having a thickness of 50 nm and tungsten (W) films 622a, 623a, and 625a having a thickness of 350 nm is used. This may be formed by sputtering. Further, when an inert gas such as xenon (Xe) or neon (Ne) is added as a sputtering gas, peeling of the film due to stress can be prevented.

  Note that the gate electrodes 622a (622b) and 623a (623b) appear to be two in section, but are actually electrically connected.

Next, as shown in FIG. 28A, an n-type impurity element (phosphorus in this embodiment) is added in a self-aligning manner using the gate electrodes 622, 623, 625, the source signal electrode 624, and the power supply electrode 626 as masks. . The impurity regions 627 to 631 thus formed are adjusted so that phosphorus is added at a concentration of 1/2 to 1/10 (typically 1/3 to 1/4) of the n-type impurity region 620. Specifically, a concentration of 1 × 10 ^{16 to} 5 × 10 ¹⁸ atoms / cm ³ (typically 3 × 10 ^{17 to} 3 × 10 ¹⁸ atoms / cm ³ ) is preferable.

Next, as shown in FIG. 28B, resist masks 634a to 634c are formed so as to cover the gate electrode and the like, and an n-type impurity element (phosphorus in this embodiment) is added to contain phosphorus at a high concentration. Impurity regions 635 to 637 are formed. Here again, ion doping using phosphine (PH ₃ ) is performed, and the concentration of phosphorus in this region is 1 × 10 ²⁰ to 1 × 10 ²¹ atoms / cm ³ (typically 2 × 10 ^{20 to} 5 × 10 ^21. atoms / cm ³ ).

  In this step, the source region or drain region of the n-channel TFT is formed, but the switching TFT remains part of the n-type impurity regions 627 to 631 formed in the step of FIG. This remaining region becomes the LDD region of the switching TFT.

Next, as illustrated in FIG. 28C, the resist masks 634a to 634c are removed, and a resist mask 642 is newly formed. Then, a p-type impurity element (boron in this embodiment) is added to form impurity regions 643 and 644 containing boron at a high concentration. Here, the concentration is 3 × 10 ^{20 to} 3 × 10 ²¹ atoms / cm ³ (typically 5 × 10 ²⁰ to 1 × 10 ²¹ atoms / cm ³ ) by ion doping using diborane (B ₂ H ₆ ). Boron is added so that

Note that phosphorus is already added to the impurity regions 643 and 644 at a concentration of 1 × 10 ²⁰ to 1 × 10 ²¹ atoms / cm ³ , but boron added here is added at a concentration of at least three times that of that. Is done. Therefore, the n-type impurity region formed in advance is completely inverted to the p-type and functions as a p-type impurity region.

  Next, as shown in FIG. 28D, after the resist mask 642 is removed, a first interlayer insulating film 646 is formed. As the first interlayer insulating film 646, an insulating film containing silicon may be used as a single layer, or a laminated film combined therewith may be used. The film thickness may be 400 nm to 1.5 μm. In this embodiment, a structure is formed in which a silicon oxide film having a thickness of 800 nm is stacked on a silicon nitride oxide film having a thickness of 200 nm.

  Thereafter, the n-type or p-type impurity element added at each concentration is activated. As the activation means, a furnace annealing method is preferable. In this embodiment, heat treatment is performed in an electric furnace in a nitrogen atmosphere at 550 ° C. for 4 hours.

  Further, a hydrogenation treatment is performed by performing a heat treatment at 300 to 450 ° C. for 1 to 12 hours in an atmosphere containing 3 to 100% hydrogen. This step is a step in which the dangling bonds of the semiconductor film are terminated with hydrogen by thermally excited hydrogen. As another means of hydrogenation, plasma hydrogenation (using hydrogen excited by plasma) may be performed.

  Note that the hydrogenation treatment may be performed while the first interlayer insulating film 646 is formed. That is, after the 200 nm-thick silicon nitride oxide film is formed, the hydrogenation treatment may be performed as described above, and then the remaining 800 nm-thick silicon oxide film may be formed.

  Next, as shown in FIG. 29A, contact holes are formed in the first interlayer insulating film 646 and the gate insulating film 614, and source wirings 647 and 650 and drain wirings 652 and 653 are formed. In this embodiment, this electrode is a laminated film having a three-layer structure in which a Ti film is 100 nm, an aluminum film containing Ti is 300 nm, and a Ti film 150 nm is continuously formed by sputtering. Of course, other conductive films may be used.

  Next, a first passivation film 654 is formed with a thickness of 50 to 500 nm (typically 200 to 300 nm). In this embodiment, a silicon nitride oxide film having a thickness of 300 nm is used as the first passivation film 654. This may be replaced by a silicon nitride film.

At this time, it is effective to perform plasma treatment using a gas containing hydrogen such as H ₂ or NH ₃ prior to the formation of the silicon nitride oxide film. Hydrogen excited by this pretreatment is supplied to the first interlayer insulating film 646 and heat treatment is performed, whereby the film quality of the first passivation film 654 is improved. At the same time, hydrogen added to the first interlayer insulating film 646 diffuses to the lower layer side, so that the active layer can be effectively hydrogenated.

  Next, as shown in FIG. 29B, a second interlayer insulating film 655 made of an organic resin is formed. As the organic resin, polyimide, acrylic, BCB (benzocyclobutene), or the like can be used. In particular, since the second interlayer insulating film 655 needs to flatten a step formed by the TFT, an acrylic film having excellent flatness is preferable. In this embodiment, an acrylic film is formed with a thickness of 2.5 μm.

  Next, a contact hole reaching the drain wiring 653 is formed in the second interlayer insulating film 655 and the first passivation film 654, and a pixel electrode (anode) 656 is formed. In this embodiment, an indium tin oxide (ITO) film having a thickness of 110 nm is formed and patterned to form a pixel electrode. Alternatively, a transparent conductive film in which 2 to 20% zinc oxide (ZnO) is mixed with indium oxide may be used. This pixel electrode becomes the anode of the EL element.

  Next, the resins 661a and 661b are formed to a thickness of 500 nm, and openings are formed at positions corresponding to the pixel electrodes 656.

  Next, an EL layer 658 and a cathode (MgAg electrode) 659 are continuously formed using a vacuum deposition method without being released to the atmosphere. Note that the EL layer 658 may have a thickness of 80 to 200 nm (typically 100 to 120 nm), and the cathode 659 may have a thickness of 180 to 300 nm (typically 200 to 250 nm).

  In this step, an EL layer and a cathode are sequentially formed for a pixel corresponding to red, a pixel corresponding to green, and a pixel corresponding to blue. However, since the EL layer has poor resistance to the solution, it has to be formed individually for each color without using a photolithography technique. Therefore, it is preferable to hide other than the desired pixels using a metal mask, and selectively form the EL layer and the cathode only at necessary portions.

  That is, first, a mask that hides all pixels other than those corresponding to red is set, and an EL layer and a cathode emitting red light are selectively formed using the mask. Next, a mask for hiding all but the pixels corresponding to green is set, and the EL layer and the cathode emitting green light are selectively formed using the mask. Next, similarly, a mask for hiding all but the pixels corresponding to blue is set, and an EL layer and a cathode emitting blue light are selectively formed using the mask. Note that although all the different masks are described here, the same mask may be used. Further, it is preferable to perform processing without breaking the vacuum until the EL layer and the cathode are formed on all the pixels.

  Note that a known material can be used for the EL layer 658. As the known material, it is preferable to use an organic material in consideration of the driving voltage. For example, a four-layer structure including a hole injection layer, a hole transport layer, a light emitting layer, and an electron injection layer may be used as the EL layer. In this embodiment, an example in which an MgAg electrode is used as a cathode of an EL element is shown, but other known materials can be used.

  As the protective electrode 660, a conductive film containing aluminum as a main component may be used. The protective electrode 660 may be formed by a vacuum evaporation method using a mask different from that used when the EL layer and the cathode are formed. In addition, it is preferable that the EL layer and the cathode are formed continuously without being released to the atmosphere after forming the EL layer and the cathode.

  Thus, an active matrix EL display device having a structure as shown in FIG. 29C is completed.

  In actuality, when completed up to FIG. 29C, packaging with a housing material such as a highly airtight protective film (laminate film, UV curable resin film, etc.) or ceramic sealing can so as not to be exposed to the outside air. (Encapsulation) is preferable.

  In this embodiment, a method for manufacturing a power supply line over a signal line in the tenth embodiment with the light emission direction of the EL display device as a bottom surface (substrate side) direction will be described. However, in order to simplify the explanation, a CMOS circuit which is a basic unit with respect to the drive circuit is illustrated. Here, the driver circuit TFT can be manufactured by using the manufacturing method described in Embodiment 10;

  First, as shown in FIG. 30A, a substrate 701 provided with a base film 702 on the surface is prepared. In this embodiment, a silicon nitride oxide film having a thickness of 100 nm and a silicon nitride oxide film having a thickness of 200 nm are stacked on the crystallized glass as a base film. At this time, the nitrogen concentration in contact with the crystallized glass substrate is preferably 10 to 25 wt%. Of course, the element may be formed directly on the quartz substrate without providing a base film.

  Next, an amorphous silicon film 703 having a thickness of 45 nm is formed on the base film 702 by a known film formation method. Note that the semiconductor film is not limited to an amorphous silicon film, and any semiconductor film including an amorphous structure (including a microcrystalline semiconductor film) may be used. Further, a compound semiconductor film including an amorphous structure such as an amorphous silicon germanium film may be used.

  The process from here to FIG. 30C can be completely cited in Japanese Patent Application Laid-Open No. 10-247735 by the present applicant. This publication discloses a technique related to a method for crystallizing a semiconductor film using an element such as Ni as a catalyst.

  First, a protective film 705 having openings 704a, 704b, and 704c is formed. In this embodiment, a 150 nm thick silicon oxide film is used. Then, a layer (Ni-containing layer) 706 containing nickel (Ni) is formed on the protective film 705 by spin coating. Regarding the formation of this Ni-containing layer, the above publication may be referred to.

  Next, as shown in FIG. 30B, heat treatment is performed at 570 ° C. for 14 hours in an inert atmosphere to crystallize the amorphous silicon film 703. At this time, a polysilicon film having a crystal structure in which crystallization progresses substantially in parallel with the substrate starting from regions 707a, 707b, and 707c in contact with Ni (hereinafter referred to as Ni-added regions) and rod-like crystals are gathered and arranged. 708 is formed.

  Next, as shown in FIG. 30C, an element belonging to Group 15 (preferably phosphorus) is added to the Ni-added regions 707a, 707b, and 707c using the protective film 705 as a mask. Thus, regions to which phosphorus is added at a high concentration (hereinafter referred to as phosphorus added regions) 709a, 709b, and 709c are formed.

  Next, as shown in FIG. 30C, heat treatment is performed in an inert atmosphere at 600 ° C. for 12 hours. By this heat treatment, Ni existing in the polysilicon film 708 moves, and finally, almost all of the Ni is trapped in the phosphorus-added regions 709a, 709b, and 709c as indicated by arrows. This is considered to be a phenomenon due to the gettering effect of the metal element (Ni in this embodiment) by phosphorus.

By this step, the concentration of Ni remaining in the polysilicon film 710 is reduced to at least 2 × 10 ¹⁷ atoms / cm ³ as measured by SIMS (mass secondary ion analysis). Ni is a lifetime killer for semiconductors, but if it is reduced to this level, TFT characteristics are not adversely affected. Further, since this concentration is almost the limit of measurement of the current SIMS analysis, it is considered that the concentration is actually lower (2 × 10 ¹⁷ atoms / cm ³ or less).

  Thus, a polysilicon film 710 crystallized using a catalyst and reduced to a level at which the catalyst does not interfere with the operation of the TFT is obtained. Thereafter, active layers 711a and 711b using only the polysilicon film 710 are formed by a patterning process. At this time, a marker for performing mask alignment in later patterning may be formed using the polysilicon film. (Fig. 30 (D))

  Next, as shown in FIG. 30E, a silicon nitride oxide film having a thickness of 50 nm is formed by plasma CVD, and then a heat treatment is performed in an oxidizing atmosphere at 950 ° C. for 1 hour to perform a thermal oxidation step. . Note that the oxidizing atmosphere may be an oxygen atmosphere or an oxygen atmosphere to which a halogen element is added.

  In this thermal oxidation process, oxidation proceeds at the interface between the active layer and the silicon nitride oxide film, and the polysilicon film having a thickness of about 15 nm is oxidized to form a silicon oxide film having a thickness of about 30 nm. That is, an 80 nm-thick gate insulating film 712 is formed by stacking a 30 nm-thick silicon oxide film and a 50 nm-thick silicon nitride oxide film. The film thickness of the active layers 711a and 711b is 30 nm by this thermal oxidation process.

Next, as illustrated in FIG. 31A, a resist mask 713 is formed, and an impurity element imparting p-type conductivity (hereinafter referred to as a p-type impurity element) through a gate insulating film 712 is formed.
Add. As the p-type impurity element, typically, an element belonging to Group 13, typically boron or gallium can be used. This step (referred to as channel doping step) is a step for controlling the threshold voltage of the TFT.

In this embodiment, boron is added by an ion doping method in which diborane (B ₂ H ₆ ) is plasma-excited without mass separation. Of course, an ion implantation method for performing mass separation may be used. By this step, an impurity region 714 containing boron at a concentration of 1 × 10 ¹⁵ to 1 × 10 ¹⁸ atoms / cm ³ (typically 5 × 10 ^{16 to} 5 × 10 ¹⁷ atoms / cm ³ ) is formed.

Next, as illustrated in FIG. 31B, a resist mask 716 is formed, and an impurity element imparting n-type conductivity (hereinafter referred to as an n-type impurity element) is added through the gate insulating film 712. Note that as the n-type impurity element, an element typically belonging to Group 15, typically phosphorus or arsenic can be used. In this embodiment, phosphorus is added at a concentration of 1 × 10 ¹⁸ atoms / cm ³ using a plasma doping method in which phosphine (PH ₃ ) is plasma-excited without mass separation. Of course, an ion implantation method for performing mass separation may be used.

In the n-type impurity region 715 formed by this step, an n-type impurity element contains 2 × 10 ^{16 to} 5 × 10 ¹⁹ atoms / cm ³ (typically 5 × 10 ^{17 to} 5 × 10 ¹⁸ atoms / cm ^3). ) Adjust the dose so that it is included at the concentration of

  Next, as shown in FIG. 31C, an activation process of the added n-type impurity element and p-type impurity element is performed. Although there is no need to limit the activation means, since the gate insulating film 712 is provided, furnace annealing using an electric furnace is preferable. In addition, since there is a possibility that the active layer / gate insulating film interface in the portion to be a channel formation region is damaged in the step of FIG. 31A, it is desirable to perform the heat treatment at as high a temperature as possible.

  In the case of this example, crystallized glass with high heat resistance is used, so the activation step is performed by furnace annealing at 800 ° C. for 1 hour. Note that thermal oxidation may be performed with the treatment atmosphere being an oxidizing atmosphere, or heat treatment may be performed in an inert atmosphere.

  Next, a conductive film having a thickness of 200 to 400 nm is formed and patterned to form gate electrodes 719 to 724 and wirings 717 and 718. The channel length of each TFT is determined by the line width of the gate electrodes 719 to 724. (Fig. 31 (D))

  Note that although the gate electrode may be formed of a single-layer conductive film, it is preferably a stacked film of two layers or three layers as necessary. A known conductive film can be used as the material of the gate electrode. Specifically, a film made of an element selected from tantalum (Ta), titanium (Ti), molybdenum (Mo), tungsten (W), chromium (Cr), and silicon (Si), or a nitride of the element. A film (typically a tantalum nitride film, a tungsten nitride film, a titanium nitride film), an alloy film (typically a Mo—W alloy or a Mo—Ta alloy), or a silicide film of the element. (Typically, a tungsten silicide film or a titanium silicide film) can be used. Of course, it may be used as a single layer or may be laminated.

  In this embodiment, a stacked film including tungsten nitride (WN) films 722 to 724 having a thickness of 50 nm and tungsten (W) films 719 to 721 having a thickness of 350 nm is used. This may be formed by sputtering. Further, when an inert gas such as xenon (Xe) or neon (Ne) is added as a sputtering gas, peeling of the film due to stress can be prevented.

  Although the gate electrodes 719 (722) and 720 (723) appear to be two in the cross section, they are actually electrically connected.

Next, as shown in FIG. 32A, an n-type impurity element (phosphorus in this embodiment) is added in a self-aligning manner using the gate electrodes 719 to 724 and the wirings 717 and 718 as masks. The impurity regions 725 to 729 thus formed are adjusted so that phosphorus is added at a concentration of 1/2 to 1/10 (typically 1/3 to 1/4) of the n-type impurity region 715. . Specifically, a concentration of 1 × 10 ^{16 to} 5 × 10 ¹⁸ atoms / cm ³ (typically 3 × 10 ^{17 to} 3 × 10 ¹⁸ atoms / cm ³ ) is preferable.

Next, as shown in FIG. 32B, resist masks 730a to 730c are formed so as to cover the gate electrodes and the like, and an n-type impurity element (phosphorus in this embodiment) is added to contain phosphorus at a high concentration. Impurity regions 731 to 733 are formed. Here again, ion doping using phosphine (PH ₃ ) is performed, and the concentration of phosphorus in this region is 1 × 10 ²⁰ to 1 × 10 ²¹ atoms / cm ³ (typically 2 × 10 ^{20 to} 5 × 10 ^21. atoms / cm ³ ).

  Although the source region or drain region of the n-channel TFT is formed by this process, the switching TFT remains part of the n-type impurity regions 725 to 727 formed in the process of FIG. This remaining region becomes the LDD region of the switching TFT.

Next, as shown in FIG. 32C, the resist masks 730a to 730c are removed, and a new resist mask 734 is formed. Then, a p-type impurity element (boron in this embodiment) is added to form impurity regions 735 and 736 containing boron at a high concentration. Here, the concentration is 3 × 10 ^{20 to} 3 × 10 ²¹ atoms / cm ³ (typically 5 × 10 ²⁰ to 1 × 10 ²¹ atoms / cm ³ ) by ion doping using diborane (B ₂ H ₆ ). Boron is added so that

Note that phosphorus is already added to the impurity regions 735 and 736 at a concentration of 1 × 10 ²⁰ to 1 × 10 ²¹ atoms / cm ³ , but boron added here is added at a concentration of at least three times that of the impurity regions. Is done. Therefore, the n-type impurity region formed in advance is completely inverted to the p-type and functions as a p-type impurity region.

  Next, as shown in FIG. 32D, after the resist mask 734 is removed, a first interlayer insulating film 737 is formed. As the first interlayer insulating film 737, an insulating film containing silicon may be used as a single layer, or a laminated film combined therewith may be used. The film thickness may be 400 nm to 1.5 μm. In this embodiment, a structure is formed in which a silicon oxide film having a thickness of 800 nm is stacked on a silicon nitride oxide film having a thickness of 200 nm.

  Thereafter, the n-type or p-type impurity element added at each concentration is activated. As the activation means, a furnace annealing method is preferable. In this embodiment, heat treatment is performed in an electric furnace in a nitrogen atmosphere at 550 ° C. for 4 hours.

  Further, a hydrogenation treatment is performed by performing a heat treatment at 300 to 450 ° C. for 1 to 12 hours in an atmosphere containing 3 to 100% hydrogen. This step is a step in which the dangling bonds of the semiconductor film are terminated with hydrogen by thermally excited hydrogen. As another means of hydrogenation, plasma hydrogenation (using hydrogen excited by plasma) may be performed.

  Note that the hydrogenation treatment may be performed while the first interlayer insulating film 737 is formed. That is, after the 200 nm-thick silicon nitride oxide film is formed, the hydrogenation treatment may be performed as described above, and then the remaining 800 nm-thick silicon oxide film may be formed.

  Next, as shown in FIG. 33A, contact holes are formed in the first interlayer insulating film 737 and the gate insulating film 712, and source wirings 738 and 739 and drain wirings 740 and 741 are formed. In this embodiment, this electrode is a laminated film having a three-layer structure in which a Ti film is 100 nm, an aluminum film containing Ti is 300 nm, and a Ti film 150 nm is continuously formed by sputtering. Of course, other conductive films may be used.

  Next, a first passivation film 742 is formed with a thickness of 50 to 500 nm (typically 200 to 300 nm). In this embodiment, a silicon nitride oxide film having a thickness of 300 nm is used as the first passivation film 742. This may be replaced by a silicon nitride film.

At this time, it is effective to perform plasma treatment using a gas containing hydrogen such as H ₂ or NH ₃ prior to the formation of the silicon nitride oxide film. Hydrogen excited by this pretreatment is supplied to the first interlayer insulating film 737 and heat treatment is performed, whereby the film quality of the first passivation film 742 is improved. At the same time, since hydrogen added to the first interlayer insulating film 737 diffuses to the lower layer side, the active layer can be effectively hydrogenated.

  Next, as illustrated in FIG. 33B, an insulating film 743 is formed. In this embodiment, a silicon nitride oxide film is used as the insulating film 743. Thereafter, a contact hole reaching the wiring 739 is formed in the insulating film 743, the first passivation film 742, and the first interlayer insulating film 737, and a power supply line 744 is formed. Note that in this embodiment, the power supply line 744 is a stacked film including a tungsten nitride film and a tungsten film. Of course, other conductive films may be used.

  Next, as shown in FIG. 33C, a second interlayer insulating film 745 made of an organic resin is formed. As the organic resin, polyimide, acrylic, BCB (benzocyclobutene), or the like can be used. In particular, since the second interlayer insulating film 745 needs to flatten the step formed by the TFT, an acrylic film having excellent flatness is preferable. In this embodiment, an acrylic film is formed with a thickness of 2.5 μm.

  Next, as shown in FIG. 33D, a contact hole reaching the drain wiring 741 is formed in the second interlayer insulating film 745, the insulating film 743, and the first passivation film 742, and a pixel electrode (anode) 746 is formed. . In this embodiment, an indium tin oxide (ITO) film having a thickness of 110 nm is formed and patterned to form a pixel electrode. Alternatively, a transparent conductive film in which 2 to 20% zinc oxide (ZnO) is mixed with indium oxide may be used. This pixel electrode becomes the anode of the EL element.

  Next, as shown in FIG. 34, the resins 747a and 747b are formed to a thickness of 500 nm, and openings are formed at positions corresponding to the pixel electrodes 746.

  Next, an EL layer 748 and a cathode (MgAg electrode) 749 are continuously formed using a vacuum deposition method without being released to the atmosphere. Note that the EL layer 748 may have a thickness of 80 to 200 nm (typically 100 to 120 nm), and the cathode 749 may have a thickness of 180 to 300 nm (typically 200 to 250 nm).

  In this step, an EL layer and a cathode are sequentially formed for a pixel corresponding to red, a pixel corresponding to green, and a pixel corresponding to blue. However, since the EL layer has poor resistance to the solution, it has to be formed individually for each color without using a photolithography technique. Therefore, it is preferable to hide other than the desired pixels using a metal mask, and selectively form the EL layer and the cathode only at necessary portions.

  That is, first, a mask that hides all pixels other than those corresponding to red is set, and an EL layer and a cathode emitting red light are selectively formed using the mask. Next, a mask for hiding all but the pixels corresponding to green is set, and the EL layer and the cathode emitting green light are selectively formed using the mask. Next, similarly, a mask for hiding all but the pixels corresponding to blue is set, and an EL layer and a cathode emitting blue light are selectively formed using the mask. Note that although all the different masks are described here, the same mask may be used. Further, it is preferable to perform processing without breaking the vacuum until the EL layer and the cathode are formed on all the pixels.

  Note that a known material can be used for the EL layer 748. As the known material, it is preferable to use an organic material in consideration of the driving voltage. For example, a four-layer structure including a hole injection layer, a hole transport layer, a light emitting layer, and an electron injection layer may be used as the EL layer. In this embodiment, an example in which an MgAg electrode is used as a cathode of an EL element is shown, but other known materials can be used.

  As the protective electrode 750, a conductive film containing aluminum as a main component may be used. The protective electrode 750 may be formed by a vacuum evaporation method using a mask different from that used when the EL layer and the cathode are formed. In addition, it is preferable that the EL layer and the cathode are formed continuously without being released to the atmosphere after forming the EL layer and the cathode.

  Thus, an active matrix EL display device having a structure as shown in FIG. 34 is completed.

  Actually, when completed up to FIG. 34, it is packaged (encapsulated) with a housing material such as a highly airtight protective film (laminate film, UV curable resin film, etc.) or a ceramic sealing can so as not to be exposed to the outside air. It is preferable to do.

  An EL display device formed using the present invention can be used for various electronic devices. Hereinafter, an electronic device in which an EL display device formed using the present invention is incorporated as a display medium will be described.

  Such electronic devices include television receivers, telephones, video cameras, digital cameras, head mounted displays (goggles type displays), game consoles, car navigation systems, personal computers, personal digital assistants (mobile computers, mobile phones or electronic books). Etc.). An example of them is shown in FIG.

  FIG. 17A illustrates a personal computer, which includes a main body 2001, a housing 2002, a display portion 2003, a keyboard 2004, and the like. The EL display device of the present invention can be used for the display portion 2003 of a personal computer.

  FIG. 17B illustrates a video camera, which includes a main body 2101, a display portion 2102, an audio input portion 2103, operation switches 2104, a battery 2105, an image receiving portion 2106, and the like. The EL display device of the present invention can be used for the display portion 2102 of the video camera.

  FIG. 17C shows a part (right side) of the head mounted display, which includes a main body 2301, a signal cable 2302, a head fixing band 2303, a display monitor 2304, an optical system 2305, a display unit 2306, and the like. The EL display device of the present invention can be used for the display portion 2306 of the head mounted display.

  FIG. 17D shows an image reproducing apparatus (specifically, a DVD reproducing apparatus) provided with a recording medium, which includes a main body 2401, a recording medium (CD, LD, DVD, etc.) 2402, an operation switch 2403, and a display unit (a). 2404, a display portion (b) 2405, and the like. The display unit (a) mainly displays image information, and the display unit (b) mainly displays character information. However, the EL display device of the present invention includes a display unit (a) of an image reproducing device including a recording medium, It can be used for (b). Note that the present invention can be used for a CD playback device, a game machine, or the like as an image playback device provided with a recording medium.

  FIG. 17E shows a portable (mobile) computer, which includes a main body 2501, a camera portion 2502, an image receiving portion 2503, operation switches 2504, a display portion 2505, and the like. The EL display device of the present invention can be used for the display portion 2505 of a portable (mobile) computer.

  FIG. 17F illustrates a television receiver which includes a main body 2604a, a display portion 2604c, operation switches 2604d, and the like. The EL display device of the present invention can be used for the display portion 2604c of the television receiver.

  Further, if the emission luminance of the EL material is increased in the future, it can be used for a front type or rear type projector.

  As described above, the application range of the present invention is extremely wide and can be applied to electronic devices in various fields. Moreover, the electronic apparatus of a present Example is realizable even if it uses the structure which consists of what combination of Examples 1-18.

The figure which shows the drawer | drawing-out opening | mouth of the display apparatus of this invention. FIG. 6 illustrates a circuit configuration of a pixel portion of a display device of the present invention. FIG. 6 is a top view of a pixel portion of a display device of the present invention. The figure which shows the shape of the routing part of the power supply line of the display apparatus of this invention. FIG. 10 shows a driving method of a display device of the present invention. 4A and 4B are a top view and a cross-sectional view of a display device of the present invention. 4A and 4B are a top view and a cross-sectional view of a display device of the present invention. Sectional drawing of the display apparatus of this invention. Sectional drawing of the display apparatus of this invention. FIG. 6 is a circuit diagram of a pixel portion of a display device of the present invention. 4A and 4B illustrate a manufacturing process of a display device of the present invention. 4A and 4B illustrate a manufacturing process of a display device of the present invention. 4A and 4B illustrate a manufacturing process of a display device of the present invention. 4A and 4B illustrate a manufacturing process of a display device of the present invention. FIG. 6 is a circuit diagram of a source signal side driver circuit of a display device of the present invention. The top view of the latch of the display apparatus of this invention. FIG. 11 illustrates an electronic device using a display device of the present invention. FIG. 10 is a circuit diagram of a pixel portion of a conventional display device. FIG. 6 is a timing chart illustrating a method for driving a display device. The figure which shows the Id-Vg characteristic of TFT. 4A and 4B are a top view and a cross-sectional view of a display device of the present invention. Sectional drawing of the display apparatus of this invention. The figure which shows the example of generation | occurrence | production of crosstalk. The figure which shows the drawer port of the conventional display apparatus. 4A and 4B illustrate a manufacturing process of a display device of the present invention. 4A and 4B illustrate a manufacturing process of a display device of the present invention. 4A and 4B illustrate a manufacturing process of a display device of the present invention. 4A and 4B illustrate a manufacturing process of a display device of the present invention. 4A and 4B illustrate a manufacturing process of a display device of the present invention. 4A and 4B illustrate a manufacturing process of a display device of the present invention. 4A and 4B illustrate a manufacturing process of a display device of the present invention. 4A and 4B illustrate a manufacturing process of a display device of the present invention. 4A and 4B illustrate a manufacturing process of a display device of the present invention. 4A and 4B illustrate a manufacturing process of a display device of the present invention. The figure which shows the shape of the routing part of the power supply line of the conventional display apparatus. Sectional drawing of the display apparatus of this invention. Sectional drawing of the display apparatus of this invention. Sectional drawing of the display apparatus of this invention. Sectional drawing of the display apparatus of this invention. FIG. 10 is a circuit diagram of a pixel portion of a conventional display device. The top view of the pixel part of the conventional display apparatus. FIG. 6 is a top view of a pixel portion of a display device of the present invention. FIG. 6 is a circuit diagram of a pixel portion of a display device of the present invention. FIG. 6 is a top view of a pixel portion of a display device of the present invention. FIG. 13 shows gradation characteristics of a display device of the present invention.

Claims (12)

A plurality of first power lines, a plurality of second power lines, and a plurality of pixels;
The plurality of first power sources are provided in parallel,
The plurality of second power lines are provided in parallel,
The display device, wherein the plurality of first power supply lines and the plurality of second power supply lines intersect with each other and are electrically connected at intersections. A plurality of first power supply lines to which a power supply potential is input; a plurality of second power supply lines;
A plurality of pixels that display by receiving the power supply potential;
The plurality of first power sources are provided in parallel,
The plurality of second power lines are provided in parallel,
The display device, wherein the plurality of first power supply lines and the plurality of second power supply lines intersect with each other and are electrically connected at intersections. A plurality of first signal lines;
A plurality of second signal lines;
A plurality of first power lines and a plurality of second power lines;
A plurality of pixels,
The plurality of first signal lines and the plurality of second signal lines are provided so as to intersect,
The plurality of first signal lines and the plurality of first power lines are provided in parallel,
The plurality of second signal lines and the plurality of second power lines are provided in parallel,
The display device, wherein the plurality of first power supply lines and the plurality of second power supply lines intersect with each other and are electrically connected at intersections. A plurality of first signal lines to which video signals are input;
A plurality of second signal lines to which a selection signal is input;
A plurality of first power supply lines to which a power supply potential is input; a plurality of second power supply lines;
A plurality of pixels that perform display by receiving the video signal, the selection signal, and the power supply potential;
The plurality of first signal lines and the plurality of second signal lines are provided so as to intersect,
The plurality of first signal lines and the plurality of first power lines are provided in parallel,
The plurality of second signal lines and the plurality of second power lines are provided in parallel,
The display device, wherein the plurality of first power supply lines and the plurality of second power supply lines intersect with each other and are electrically connected at intersections. In any one of Claims 1 thru | or 4,
The plurality of first power supply lines are formed using the same wiring layer as the plurality of first signal lines. In any one of Claims 1 thru | or 5,
The plurality of second power supply lines are formed using the same wiring as the plurality of second signal lines. In any one of Claims 1 thru | or 6,
The display device, wherein the plurality of first power supply lines and the plurality of second power supply lines are connected in contact holes provided at the intersection. In any one of Claims 1 thru | or 7,
The plurality of pixels include a first thin film transistor, a second thin film transistor, and a light emitting element,
A gate of the first thin film transistor is electrically connected to one of the plurality of second signal lines;
A gate of the second thin film transistor is electrically connected to any one of the plurality of first signal lines through the first thin film transistor;
The display device, wherein the plurality of first power supply lines and the plurality of second power supply lines are electrically connected to the light emitting element through the second thin film transistor. In claim 8,
The display device, wherein the light emitting element is an EL element. In any one of Claims 1 thru | or 9,
The number of the plurality of first power supply lines is smaller than the number of the plurality of first signal lines. In any one of Claims 1 thru | or 10,
The number of the plurality of second power supply lines is smaller than the number of the plurality of second signal lines. In any one of Claims 1 thru | or 11,
An image reproducing apparatus comprising a television receiver, a telephone set, a video camera, a digital camera, a head mounted display, a game machine, a navigation system, a personal computer, a portable information terminal, and a recording medium, characterized by using the display device.

Images