JP2007298664A5 - - Google Patents

Download PDF

Info

Publication number
JP2007298664A5
JP2007298664A5 JP2006125509A JP2006125509A JP2007298664A5 JP 2007298664 A5 JP2007298664 A5 JP 2007298664A5 JP 2006125509 A JP2006125509 A JP 2006125509A JP 2006125509 A JP2006125509 A JP 2006125509A JP 2007298664 A5 JP2007298664 A5 JP 2007298664A5
Authority
JP
Japan
Prior art keywords
pwm pulse
video display
video
signal
reference signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP2006125509A
Other languages
Japanese (ja)
Other versions
JP2007298664A (en
Filing date
Publication date
Application filed filed Critical
Priority to JP2006125509A priority Critical patent/JP2007298664A/en
Priority claimed from JP2006125509A external-priority patent/JP2007298664A/en
Publication of JP2007298664A publication Critical patent/JP2007298664A/en
Publication of JP2007298664A5 publication Critical patent/JP2007298664A5/ja
Withdrawn legal-status Critical Current

Links

Claims (6)

映像の表示に光源を有する映像表示装置であって、
2−3プルダウンされた映像信号を表示するとともに、前記光源は2−3プルダウン前のフレーム周期を含んだ周期で点滅制御を行なうことを特徴とする映像表示装置。
A video display device having a light source for video display,
A video display apparatus characterized by displaying a video signal that has been pulled down 2-3, and that the light source performs blinking control in a cycle including a frame cycle before 2-3 pull-down.
入力映像を映し出す映像表示手段と前映像表示手段の映像を可視化するために用いられ、入力されたPWMパルスに基づき調光される光源とを備えた映像表示装置であって、
前記入力映像信号が2−3プルダウンされた全5フレームから構成される信号の繰り返しタイミングを検出し、2−3プルダウン基準信号として出力する2−3プルダウン基準信号検出手段と、
該位相同期手段から出力される信号を所定の周期に分周する分周手段と、
前記2−3プルダウン基準信号の位相と前記分周手段の出力の位相とが合うように動作するPWMパルス基準信号を出力する位相同期手段と、
前記PWMパルス基準信号より所定の位相とデューティ比でPWMパルスを発生し、前記光源へ出力するPWMパルス発生手段と、
を備えたことを特徴とする映像表示装置。
The image of the image display means and before Symbol image display means for displaying an input image is used to visualize a video display device provided with a light source that is based dimming input PWM pulse,
2-3 pull-down reference signal detection means for detecting a repetition timing of a signal composed of all 5 frames in which the input video signal is 2-3 pulled down, and outputting as a 2-3 pull-down reference signal;
Frequency dividing means for dividing the signal output from the phase synchronizing means into a predetermined period;
Phase synchronization means for outputting a PWM pulse reference signal that operates so that the phase of the 2-3 pull-down reference signal and the phase of the output of the frequency dividing means match .
PWM pulse generating means for generating a PWM pulse with a predetermined phase and duty ratio from the PWM pulse reference signal, and outputting to the light source;
A video display device comprising:
映像の表示の際に複数の映像領域に対応した光源を有する映像表示装置であって、
2−3プルダウンされた映像信号を表示するとともに、前記光源はそれぞれ異なる位相で、2−3プルダウン前のフレーム周期を含んだ周期で点滅制御を行なうことを特徴とする映像表示装置。
A video display device having a light source corresponding to a plurality of video areas when displaying video,
A video display apparatus that displays a video signal that has been pulled down 2-3, and that controls the blinking of the light sources at different phases and in a cycle including a frame cycle before 2-3 pulldown.
入力映像を映し出す映像表示手段と前記映像表示手段の映像を可視化するために用いられ、入力された複数のPWMパルスに基づきそれぞれ調光される複数の光源とを備えた映像表示装置であって、
前記入力映像信号が2−3プルダウンされた全5フレームから構成される信号の繰り返しタイミングを検出し、2−3プルダウン基準信号として出力する2−3プルダウン基準信号検出手段と、
該位相同期手段から出力される信号を所定の周期に分周する分周手段と、
前記2−3プルダウン基準信号の位相と前記分周手段の出力の位相とが合うように動作するPWMパルス基準信号を出力する位相同期手段と、
前記PWMパルス基準信号より所定の位相とデューティ比でPWMパルスを発生し、前記複数の光源へそれぞれ出力する複数のPWMパルス発生手段と、
を備えたことを特徴とする映像表示装置。
A video display device comprising: video display means for projecting an input video; and a plurality of light sources that are used for visualizing the video of the video display means and are dimmed based on a plurality of inputted PWM pulses,
2-3 pull-down reference signal detection means for detecting a repetition timing of a signal composed of all five frames in which the input video signal is 2-3 pulled down, and outputting as a 2-3 pull-down reference signal;
Frequency dividing means for dividing the signal output from the phase synchronizing means into a predetermined period;
Phase synchronization means for outputting a PWM pulse reference signal that operates so that the phase of the 2-3 pull-down reference signal and the phase of the output of the frequency dividing means match .
A plurality of PWM pulse generating means for generating a PWM pulse at a predetermined phase and duty ratio from the PWM pulse reference signal and outputting the PWM pulse to the plurality of light sources, respectively;
A video display device comprising:
前記所定の周期は前記入力映像信号の周波数又は、前記入力映像信号の周波数の倍数であることを特徴とする請求項2又は4記載の映像表示装置。5. The video display apparatus according to claim 2, wherein the predetermined period is a frequency of the input video signal or a multiple of the frequency of the input video signal. 前記PWMパルス発生手段は、前記2−3プルダウンされた信号が異なるフレームに切り換えられる瞬間に前記光源を消灯するようにPWMパルスを発生するThe PWM pulse generating means generates a PWM pulse so that the light source is turned off at the moment when the 2-3 pulled down signal is switched to a different frame.
ことを特徴とする請求項2又は4記載の映像表示装置。The video display device according to claim 2 or 4,
JP2006125509A 2006-04-28 2006-04-28 Video display apparatus Withdrawn JP2007298664A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2006125509A JP2007298664A (en) 2006-04-28 2006-04-28 Video display apparatus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2006125509A JP2007298664A (en) 2006-04-28 2006-04-28 Video display apparatus

Publications (2)

Publication Number Publication Date
JP2007298664A JP2007298664A (en) 2007-11-15
JP2007298664A5 true JP2007298664A5 (en) 2009-06-04

Family

ID=38768221

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006125509A Withdrawn JP2007298664A (en) 2006-04-28 2006-04-28 Video display apparatus

Country Status (1)

Country Link
JP (1) JP2007298664A (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010008582A (en) * 2008-06-25 2010-01-14 Mitsubishi Electric Corp Display
CN113707082B (en) * 2020-05-21 2022-12-13 华为技术有限公司 Display screen and Pulse Width Modulation (PWM) signal adjusting circuit thereof

Similar Documents

Publication Publication Date Title
US10223980B2 (en) Display device and display method
JP2006251796A5 (en)
MX2007001224A (en) Field sequential image display apparatus and method of driving the same.
WO2015066973A1 (en) Liquid crystal display device and backlight drive method therefor
EP2113903A3 (en) Backlight driving circuit and method for driving the same
JP2015007691A5 (en)
JP6369929B2 (en) Display device and driving method of backlight
EP2537453A3 (en) Electronic endoscopic apparatus
WO2008155889A1 (en) Video display device
JP2015094822A5 (en)
US20140306873A1 (en) Backlight apparatus and display apparatus
WO2015068791A1 (en) Display device and display method
EP2048648A3 (en) Liquid crystal display device including backlight unit and method of driving the same
WO2016074340A1 (en) Backlight unit and driving method thereof, liquid crystal display device
JP2013033215A (en) Backlight device, control method for the same, and image display device
JP2016502799A5 (en)
JP4540499B2 (en) Lighting device
JP2012042951A5 (en)
JP2007298664A5 (en)
JP5847602B2 (en) Display device and control method thereof
JP2006039345A (en) Device for dimming backlight
JP2009141598A5 (en)
JP2011197168A (en) Display device and display method
JP2010097022A (en) Backlight driving device
JP2003330000A5 (en)