JP2007272895A5 - - Google Patents

Download PDF

Info

Publication number
JP2007272895A5
JP2007272895A5 JP2007086857A JP2007086857A JP2007272895A5 JP 2007272895 A5 JP2007272895 A5 JP 2007272895A5 JP 2007086857 A JP2007086857 A JP 2007086857A JP 2007086857 A JP2007086857 A JP 2007086857A JP 2007272895 A5 JP2007272895 A5 JP 2007272895A5
Authority
JP
Japan
Prior art keywords
computers
data
distributing
program
another
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2007086857A
Other languages
English (en)
Japanese (ja)
Other versions
JP2007272895A (ja
Filing date
Publication date
Application filed filed Critical
Publication of JP2007272895A publication Critical patent/JP2007272895A/ja
Publication of JP2007272895A5 publication Critical patent/JP2007272895A5/ja
Pending legal-status Critical Current

Links

JP2007086857A 2006-03-31 2007-03-29 コンピュータプロセッサアレイの操作方法および装置 Pending JP2007272895A (ja)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US78826506P 2006-03-31 2006-03-31

Publications (2)

Publication Number Publication Date
JP2007272895A JP2007272895A (ja) 2007-10-18
JP2007272895A5 true JP2007272895A5 (enExample) 2010-05-13

Family

ID=38283039

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007086857A Pending JP2007272895A (ja) 2006-03-31 2007-03-29 コンピュータプロセッサアレイの操作方法および装置

Country Status (7)

Country Link
US (1) US20070250682A1 (enExample)
EP (1) EP1840742A3 (enExample)
JP (1) JP2007272895A (enExample)
KR (1) KR20070098760A (enExample)
CN (1) CN101051301A (enExample)
TW (1) TW200817925A (enExample)
WO (1) WO2007117414A2 (enExample)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080052490A1 (en) * 2006-08-28 2008-02-28 Tableau, Llc Computational resource array
US20080052525A1 (en) * 2006-08-28 2008-02-28 Tableau, Llc Password recovery
US20080126472A1 (en) * 2006-08-28 2008-05-29 Tableau, Llc Computer communication
WO2008064882A2 (en) * 2006-11-28 2008-06-05 Nokia Corporation Robust remote reset for networks
US20080282062A1 (en) * 2007-05-07 2008-11-13 Montvelishsky Michael B Method and apparatus for loading data and instructions into a computer
GB2454996B (en) * 2008-01-23 2011-12-07 Ibm Method for balanced handling of initiative in a non-uniform multiprocessor computing system
US20090254886A1 (en) * 2008-04-03 2009-10-08 Elliot Gibson D Virtual debug port in single-chip computer system
TWI384374B (zh) * 2008-05-27 2013-02-01 Nat Univ Tsing Hua 具資料串流功能之多核心遠端程序呼叫方法
US20100023730A1 (en) * 2008-07-24 2010-01-28 Vns Portfolio Llc Circular Register Arrays of a Computer
US20100158076A1 (en) * 2008-12-19 2010-06-24 Vns Portfolio Llc Direct Sequence Spread Spectrum Correlation Method for a Multiprocessor Array
US8185898B2 (en) 2009-10-01 2012-05-22 National Tsing Hua University Method of streaming remote procedure invocation for multi-core systems
KR101738641B1 (ko) 2010-12-17 2017-05-23 삼성전자주식회사 멀티 코어 시스템의 프로그램 컴파일 장치 및 방법
US9910823B2 (en) * 2011-05-16 2018-03-06 Cypress Semiconductor Corporation Stack processor using a ferroelectric random access memory (F-RAM) having an instruction set optimized to minimize memory fetch
US9588881B2 (en) 2011-05-16 2017-03-07 Cypress Semiconductor Corporation Stack processor using a ferroelectric random access memory (F-RAM) for code space and a portion of the stack memory space having an instruction set optimized to minimize processor stack accesses
US9195575B2 (en) * 2013-05-17 2015-11-24 Coherent Logix, Incorporated Dynamic reconfiguration of applications on a multi-processor embedded system
GB2580165B (en) 2018-12-21 2021-02-24 Graphcore Ltd Data exchange in a computer with predetermined delay
CN112559440B (zh) * 2020-12-30 2022-11-25 海光信息技术股份有限公司 多小芯片系统中实现串行业务性能优化的方法及装置

Family Cites Families (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4215401A (en) * 1978-09-28 1980-07-29 Environmental Research Institute Of Michigan Cellular digital array processor
US4739474A (en) * 1983-03-10 1988-04-19 Martin Marietta Corporation Geometric-arithmetic parallel processor
DE3533800C1 (de) * 1985-09-21 1987-02-05 Hans-Werner Lang Verfahren zum Betreiben eines hochintegrierten Wellenfront-Feldrechners sowie entsprechender Wellenfront-Feldrechner
US5021947A (en) * 1986-03-31 1991-06-04 Hughes Aircraft Company Data-flow multiprocessor architecture with three dimensional multistage interconnection network for efficient signal and data processing
US5222237A (en) * 1988-02-02 1993-06-22 Thinking Machines Corporation Apparatus for aligning the operation of a plurality of processors
US5257395A (en) * 1988-05-13 1993-10-26 International Business Machines Corporation Methods and circuit for implementing and arbitrary graph on a polymorphic mesh
CA2019299C (en) * 1989-06-22 2002-01-15 Steven Frank Multiprocessor system with multiple instruction sources
US5440749A (en) * 1989-08-03 1995-08-08 Nanotronics Corporation High performance, low cost microprocessor architecture
DE4019040A1 (de) * 1990-06-14 1991-12-19 Philips Patentverwaltung Multirechnersystem
US5765015A (en) * 1990-11-13 1998-06-09 International Business Machines Corporation Slide network for an array processor
JPH0713945A (ja) * 1993-06-16 1995-01-17 Nippon Sheet Glass Co Ltd 演算処理部および制御・記憶部分離型マルチプロセッサ ・システムのバス構造
US5832291A (en) * 1995-12-15 1998-11-03 Raytheon Company Data processor with dynamic and selectable interconnections between processor array, external memory and I/O ports
EP0840223B1 (en) * 1996-10-31 2002-05-15 STMicroelectronics Limited Microcomputer capable of accessing an external memory
US6895452B1 (en) * 1997-06-04 2005-05-17 Marger Johnson & Mccollom, P.C. Tightly coupled and scalable memory and execution unit architecture
US6292822B1 (en) * 1998-05-13 2001-09-18 Microsoft Corporation Dynamic load balancing among processors in a parallel computer
SE514785C2 (sv) 1999-01-18 2001-04-23 Axis Ab Processor och metod för att exekvera instruktioner från flera instruktionskällor
US6966002B1 (en) * 1999-04-30 2005-11-15 Trymedia Systems, Inc. Methods and apparatus for secure distribution of software
US6745301B2 (en) * 2000-08-07 2004-06-01 Dallas Semiconductor Microcontroller programmable method for accessing external memory in a page mode operation
US20060248360A1 (en) * 2001-05-18 2006-11-02 Fung Henry T Multi-server and multi-CPU power management system and method
US20030005168A1 (en) * 2001-06-29 2003-01-02 Leerssen Scott Alan System and method for auditing system call events with system call wrappers
US7069372B1 (en) * 2001-07-30 2006-06-27 Cisco Technology, Inc. Processor having systolic array pipeline for processing data packets
US7249357B2 (en) * 2001-08-20 2007-07-24 Silicon Graphics, Inc. Transparent distribution and execution of data in a multiprocessor environment
US6959372B1 (en) * 2002-02-19 2005-10-25 Cogent Chipware Inc. Processor cluster architecture and associated parallel processing methods
US7415594B2 (en) * 2002-06-26 2008-08-19 Coherent Logix, Incorporated Processing system with interspersed stall propagating processors and communication elements
US7237045B2 (en) * 2002-06-28 2007-06-26 Brocade Communications Systems, Inc. Apparatus and method for storage processing through scalable port processors
US7657861B2 (en) * 2002-08-07 2010-02-02 Pact Xpp Technologies Ag Method and device for processing data
JP3987784B2 (ja) * 2002-10-30 2007-10-10 Ｎｅｃエレクトロニクス株式会社 アレイ型プロセッサ
US7353501B2 (en) * 2002-11-18 2008-04-01 Microsoft Corporation Generic wrapper scheme
US7673118B2 (en) * 2003-02-12 2010-03-02 Swarztrauber Paul N System and method for vector-parallel multiprocessor communication
US7581081B2 (en) * 2003-03-31 2009-08-25 Stretch, Inc. Systems and methods for software extensible multi-processing
US7937557B2 (en) * 2004-03-16 2011-05-03 Vns Portfolio Llc System and method for intercommunication between computers in an array
US7269805B1 (en) * 2004-04-30 2007-09-11 Xilinx, Inc. Testing of an integrated circuit having an embedded processor
US7484041B2 (en) * 2005-04-04 2009-01-27 Kabushiki Kaisha Toshiba Systems and methods for loading data into the cache of one processor to improve performance of another processor in a multiprocessor system
US20080282062A1 (en) * 2007-05-07 2008-11-13 Montvelishsky Michael B Method and apparatus for loading data and instructions into a computer

Similar Documents

Publication Publication Date Title
JP2007272895A5 (enExample)
DK3139511T3 (da) Databehandlingsfremgangsmåde, datatransmissionsfremgangsmåde, datamodtagelsesfremgangsmåde, anordning, kodebog, computerprogramprodukt, computerprogram-fordelingsmedium
JP2010102719A5 (enExample)
EP1763774A4 (en) MULTIPLE COMPUTER ARCHITECTURE WITH DUPLICATED STORAGE FIELDS
JP2013025795A5 (enExample)
TW200834299A (en) Memory replay mechanism
JP2012509481A5 (enExample)
WO2007137034A9 (en) Managing computing resources in graph-based computations
JP2010513997A5 (enExample)
NO20091461L (no) Delt rom for kommunisering av informasjon
GB0818585D0 (en) System, method and computer program product for generating a ray tracing data structure utilizing a parallel processor architecture
JP2012531154A5 (enExample)
IL178922A0 (en) Modeling interactions with a computer system
IL202618A (en) Digital information management using a shared memory pool
FI20045397L (fi) Tiedonsiirron toteuttaminen ainakin kahden ohjelmiston välillä
GB0712408D0 (en) Improved computer interface system using multiple independent graphical data input devices
FI20055027L (fi) Järjestelmä, suoritemittari, palvelin ja tietokoneohjelma
WO2008133980A3 (en) System and method for multi-port read and write operations
JP2010198171A5 (ja) Ｕｓｂホストコントローラ
DE602006021129D1 (de) Datenverarbeitungssystem mit einem Mehrtorspeicher für die Interprozessorkommunikation
JP2010140477A5 (enExample)
WO2009050764A1 (ja) 自己診断処理を行う情報処理装置、自己診断処理方法及び自己診断処理プログラム
FI20060769L (fi) Yleiskäyttöinen fyysinen tiedonsiirtoportti
JP2011022746A5 (ja) キャッシュ選択処理装置
FI20050766L (fi) Laitteisto tiedonsiirron järjestämiseksi