JP2007233317A - Liquid crystal display apparatus - Google Patents

Liquid crystal display apparatus Download PDF

Info

Publication number
JP2007233317A
JP2007233317A JP2006094929A JP2006094929A JP2007233317A JP 2007233317 A JP2007233317 A JP 2007233317A JP 2006094929 A JP2006094929 A JP 2006094929A JP 2006094929 A JP2006094929 A JP 2006094929A JP 2007233317 A JP2007233317 A JP 2007233317A
Authority
JP
Japan
Prior art keywords
liquid crystal
pixel
substrate
thin film
crystal display
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2006094929A
Other languages
Japanese (ja)
Other versions
JP4946135B2 (en
Inventor
Shinichi Shimomaki
伸一 下牧
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Casio Computer Co Ltd
Original Assignee
Casio Computer Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Casio Computer Co Ltd filed Critical Casio Computer Co Ltd
Priority to JP2006094929A priority Critical patent/JP4946135B2/en
Publication of JP2007233317A publication Critical patent/JP2007233317A/en
Application granted granted Critical
Publication of JP4946135B2 publication Critical patent/JP4946135B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Abstract

<P>PROBLEM TO BE SOLVED: To provide a liquid crystal display apparatus which can eliminate light leak in a peripheral portion of each pixel and display an image of satisfactory quality. <P>SOLUTION: A liquid crystal display apparatus includes a liquid crystal layer 3 which is disposed in a gap between one and the other substrates 2 and 1 with long axes of liquid crystal molecules being aligned in one direction, in substantially parallel to substrate surfaces. A plurality of thin film transistors supplying data signals are arranged in row and column directions on the inner surface of the substrate 2. A plurality of pixel electrodes 4 electrically connected with the thin film transistors and at least one edge part 15d for every regions corresponding to the pixel electrodes 4 laminated on the liquid crystal layer 3 side of the pixel electrodes 4 via an insulating film 14 are provided on the inner surface of the substrate 2. A common electrode 15 for generating an electric field which controls an alignment direction of the liquid crystal molecules in a plane substantially parallel with the substrate surfaces is provided between the pixel electrodes 4 and the edge parts 15d. <P>COPYRIGHT: (C)2007,JPO&INPIT

Description

この発明は、液晶分子の配向方位を基板面と実質的に平行な面内において制御して表示する液晶表示素子に関する。   The present invention relates to a liquid crystal display element that displays by controlling the orientation direction of liquid crystal molecules in a plane substantially parallel to a substrate surface.

液晶表示素子として、間隙を設けて対向する一対の基板間に、液晶分子がその分子長軸を一方向に揃えて前記基板面と実質的に平行に配向した液晶層を設け、前記一対の基板の互いに対向する内面のうち、一方の基板の内面に、前記液晶分子の配向方位を前記基板面と実質的に平行な面内において制御する電界を生成するための互いに絶縁された画素電極と共通電極とを設けたものがある。   As a liquid crystal display element, a liquid crystal layer in which liquid crystal molecules are aligned in a direction parallel to the substrate surface with a molecular major axis aligned in one direction is provided between a pair of substrates facing each other with a gap between the pair of substrates. Common to mutually isolated pixel electrodes for generating an electric field for controlling the orientation direction of the liquid crystal molecules in a plane substantially parallel to the substrate surface on the inner surface of one of the opposing inner surfaces of the substrate Some have electrodes.

この液晶表示素子は、従来、前記一方の基板の内面に、それぞれの画素領域に対応する共通電極と、前記共通電極を覆う絶縁層の上に、前記共通電極にそれぞれ対応させて、複数の画素電極と、これらの画素電極にそれぞれ接続された複数の薄膜トランジスタと、各行の前記薄膜トランジスタにゲート信号を供給する複数の走査線と、各列の前記薄膜トランジスタにデータ信号を供給する複数の信号線とを設けた構成となっている(特許文献1参照)。
特開2002−82357号公報
Conventionally, the liquid crystal display element has a plurality of pixels corresponding to the common electrode on the inner surface of the one substrate, on the common electrode corresponding to each pixel region, and on the insulating layer covering the common electrode. Electrodes, a plurality of thin film transistors respectively connected to the pixel electrodes, a plurality of scanning lines for supplying gate signals to the thin film transistors in each row, and a plurality of signal lines for supplying data signals to the thin film transistors in each column It is the provided structure (refer patent document 1).
JP 2002-82357 A

しかし、上記従来の液晶表示素子は、前記走査線または信号線と前記画素電極との間に生じる電界の影響により、画素の周辺の領域の液晶分子の配向が乱れ、前記画素の周辺部に光漏れが生じ、コントラストが低下する。そして、この光漏れを防止するためにブラックマスクを設けると、開口率が低下して表示画像が暗くなるという問題をもっている。   However, in the conventional liquid crystal display element, the orientation of liquid crystal molecules in the peripheral region of the pixel is disturbed due to the influence of an electric field generated between the scanning line or signal line and the pixel electrode, and light is emitted to the peripheral portion of the pixel. Leakage occurs and contrast decreases. If a black mask is provided to prevent this light leakage, there is a problem that the aperture ratio decreases and the display image becomes dark.

この発明は、画素の周辺部の光漏れを無くして、コントラストが高く、且つ開口率を高くして明るい画像を表示することができる液晶表示素子を提供することを目的としたものである。   An object of the present invention is to provide a liquid crystal display element capable of displaying a bright image with high contrast and high aperture ratio by eliminating light leakage at the periphery of the pixel.

この発明の第1の観点による液晶表示素子は、
予め定めた間隙を設けて、互いに対向配置された一対の基板と、
前記一対の基板の間の間隙に封入され、液晶分子がその分子長軸を予め定めた一方の方向に揃えて前記基板面と実質的に平行に配列した液晶層と、
前記一対の基板のうちの一方の基板の、他方の基板と対向する内面に、行方向及び列方向に複数配列され、それぞれ表示データに対応する表示信号が供給される複数の薄膜トランジスタと、
前記一方の基板の内面に、前記薄膜トランジスタと接続して形成され、前記表示信号が前記薄膜トランジスタから供給される画素電極と、
前記一方の基板の内面の、前記画素電極より前記液晶層側に、絶縁膜を介して前記画素電極に対応させて形成され、前記画素電極との間に前記液晶分子の配向方位を前記基板面と実質的に平行な面内において制御する電界を生成する共通電極と、
を備えることを特徴とする。
The liquid crystal display element according to the first aspect of the present invention is:
A pair of substrates disposed opposite each other with a predetermined gap;
A liquid crystal layer sealed in a gap between the pair of substrates, wherein the liquid crystal molecules are aligned substantially parallel to the substrate surface with their molecular long axes aligned in one predetermined direction;
A plurality of thin film transistors arranged in a row direction and a column direction on an inner surface of one of the pair of substrates facing the other substrate, to which display signals corresponding to display data are respectively supplied;
A pixel electrode formed on the inner surface of the one substrate connected to the thin film transistor, and the display signal is supplied from the thin film transistor;
The inner surface of the one substrate is formed closer to the liquid crystal layer than the pixel electrode, with an insulating film interposed between the pixel electrode and the orientation direction of the liquid crystal molecules between the pixel electrode and the substrate surface. A common electrode that generates an electric field to be controlled in a plane substantially parallel to the
It is characterized by providing.

この液晶表示素子においては、前記共通電極は、前記画素電極と少なくとも一部が重なって積層され、前記画素電極に対応する領域ごとにそれぞれの画素を定義するための少なくとも1つの縁部が形成されていることのが望ましい。また前記共通電極は、前記画素電極との間に、前記基板内面と実質的に平行な方向の電界を発生させるための、前記画素電極に対応する領域ごとにそれぞれの画素を定義する縁部と、前記画素領域の内側に配列された複数の縁部とが形成されていることが望ましい。   In this liquid crystal display element, the common electrode is laminated at least partially with the pixel electrode, and at least one edge for defining each pixel is formed for each region corresponding to the pixel electrode. It is desirable that The common electrode has an edge portion defining each pixel for each region corresponding to the pixel electrode for generating an electric field in a direction substantially parallel to the inner surface of the substrate between the common electrode and the pixel electrode. Preferably, a plurality of edges arranged inside the pixel region are formed.

この液晶表示素子において、前記一方の基板の内面に、各画素電極の行の間にその行方向に沿わせてそれぞれ配列され、各行の前記薄膜トランジスタに走査信号を供給する複数の走査線と、各画素電極の列の間に、その列方向に沿わせてそれぞれ配列され、各列の前記薄膜トランジスタに表示信号を供給する複数の信号線とがさらに設けられ、
前記共通電極は、前記複数の画素電極と薄膜トランジスタと走査線及び信号線を覆う絶縁層の上に、前記走査線を挟んで隣合う画素電極間の領域と、前記信号線を挟んで隣合う画素電極間の領域の少なくとも一方を覆う領域によって、前記画素電極行方向及び画素電極列方向の少なくとも一方に延出した連続した形状に形成され、前記画素電極に対応する部分に、間隔をおいて互いに平行に並ぶ複数の部分電極が形成され、前記各部分電極の縁部と前記画素電極との間に、前記液晶分子の配向方位を制御する電界を生成するのが望ましい。
In this liquid crystal display element, on the inner surface of the one substrate, a plurality of scanning lines arranged in the row direction between the rows of the pixel electrodes and supplying scanning signals to the thin film transistors in each row, A plurality of signal lines arranged between the pixel electrode columns along the column direction and supplying display signals to the thin film transistors in each column are further provided.
The common electrode is formed on an insulating layer covering the plurality of pixel electrodes, the thin film transistor, the scanning line, and the signal line, a region between adjacent pixel electrodes with the scanning line interposed therebetween, and an adjacent pixel with the signal line interposed therebetween. A region covering at least one of the regions between the electrodes is formed in a continuous shape extending in at least one of the pixel electrode row direction and the pixel electrode column direction, and portions corresponding to the pixel electrodes are spaced apart from each other. It is preferable that a plurality of partial electrodes arranged in parallel are formed, and an electric field for controlling the orientation direction of the liquid crystal molecules is generated between the edge of each partial electrode and the pixel electrode.

そして、この液晶表示素子において、前記一方の基板の、前記画素電極と前記共通電極の間に介在する前記絶縁膜は、前記画素電極、前記薄膜トランジスタ、及びそのトランジスタに接続された配線を覆って形成され、前記一方の基板内面を平坦な面とするための平坦化膜であることが好ましい。   In this liquid crystal display element, the insulating film interposed between the pixel electrode and the common electrode on the one substrate is formed to cover the pixel electrode, the thin film transistor, and a wiring connected to the transistor. The planarizing film is preferably a flattening film for making the inner surface of the one substrate a flat surface.

この液晶表示素子において、前記一方の基板の内面に、各画素電極の行の間にその行方向に沿わせてそれぞれ配列され、各行の前記薄膜トランジスタに走査信号を供給する複数の走査線と、各画素電極の列の間に、その列方向に沿わせてそれぞれ配列され、各列の前記薄膜トランジスタに表示信号を供給する複数の信号線とがさらに設けられ、
共通電極は、複数の画素電極と薄膜トランジスタと走査線及び信号線を覆う絶縁層の上に、前記走査線を挟んで隣合う画素電極間の領域と、前記信号線を挟んで隣合う画素電極間の領域の両方を覆うように形成され、前記画素電極に対応する領域に、間隔をおいて互いに平行に並ぶ複数の縁部が形成され、この縁部と前記画素電極との間に、前記液晶分子の配向方位を制御する電界を生成することが好ましい。
In this liquid crystal display element, on the inner surface of the one substrate, a plurality of scanning lines arranged in the row direction between the rows of the pixel electrodes and supplying scanning signals to the thin film transistors in each row, A plurality of signal lines arranged between the pixel electrode columns along the column direction and supplying display signals to the thin film transistors in each column are further provided.
The common electrode is formed on a plurality of pixel electrodes, thin film transistors, an insulating layer that covers the scanning lines and signal lines, a region between adjacent pixel electrodes with the scanning lines interposed therebetween, and an adjacent pixel electrode with the signal lines interposed therebetween. A plurality of edges are formed in a region corresponding to the pixel electrode and arranged in parallel with each other at an interval, and the liquid crystal is disposed between the edge and the pixel electrode. It is preferable to generate an electric field that controls the orientation direction of the molecules.

この場合、共通電極は、一方の基板の絶縁膜上に、各画素に対応する領域に間隔をおいて互いに平行に並ぶ複数の縁部が形成された透明導電膜と、隣接する画素の間で行方向に延出する走査線、及び列方向に延出する信号線のいずれか一方に沿って形成された金属導電膜とからなることが好ましい。また、前記共通電極は、一方の基板の絶縁膜上に、各画素に対応する領域に間隔をおいて互いに平行に並ぶ複数の縁部が形成された透明導電膜と、隣接する画素の間で行方向に延出する走査線、及び列方向に延出する信号線のうち、少なくとも走査線に沿い、且つ前記走査線及び薄膜トランジスタを覆って形成された金属導電膜とからなることが好ましい。さらには、前記共通電極は、一方の基板の絶縁膜上に、各画素に対応する領域に間隔をおいて互いに平行に並ぶ複数の縁部が形成された透明導電膜と、隣接する画素の間で行方向に延出する走査線、及び列方向に延出する信号線のうち、少なくとも走査線に沿って、この走査線を覆い、且つ前記薄膜トランジスタに対応する領域を除いた部分に形成された金属導電膜とからなることが好ましい。さらにこの場合、前記一対の基板のうちの他方の基板の内面の、前記一方の基板に形成された薄膜トランジスタに対応する領域に形成された遮光膜をさらに備えることが望ましい。またさらに、前記共通電極は、一方の基板の絶縁膜上に、各画素に対応する領域に間隔をおいて互いに平行に並ぶ複数の縁部が形成された透明導電膜と、隣接する画素の間で行方向に延出する走査線、及び列方向に延出する信号線の両方に沿って形成された金属導電膜とからなることが好ましい。   In this case, the common electrode is formed between an adjacent pixel and a transparent conductive film in which a plurality of edges are formed in parallel with each other at an interval in a region corresponding to each pixel on an insulating film of one substrate. It is preferable that the metal conductive film is formed along any one of the scanning line extending in the row direction and the signal line extending in the column direction. In addition, the common electrode is formed between an adjacent pixel and a transparent conductive film in which a plurality of edges arranged in parallel with each other at an interval in a region corresponding to each pixel are formed on an insulating film of one substrate. Of the scanning lines extending in the row direction and the signal lines extending in the column direction, it is preferable that the scanning line and the metal conductive film are formed so as to cover the scanning lines and the thin film transistors. Furthermore, the common electrode is formed between a transparent conductive film in which a plurality of edges are formed on an insulating film of one substrate and arranged in parallel with each other at an interval corresponding to each pixel, and between adjacent pixels. The scanning line extending in the row direction and the signal line extending in the column direction are formed in a portion excluding the region corresponding to the thin film transistor and covering the scanning line at least along the scanning line. It is preferable to consist of a metal conductive film. Further, in this case, it is desirable to further include a light shielding film formed in a region corresponding to the thin film transistor formed on the one substrate on the inner surface of the other substrate of the pair of substrates. Still further, the common electrode includes a transparent conductive film in which a plurality of edges aligned in parallel with each other at an interval corresponding to each pixel are formed on an insulating film of one substrate and between adjacent pixels. The metal conductive film is preferably formed along both the scanning line extending in the row direction and the signal line extending in the column direction.

この液晶表示素子において、前記共通電極は、複数の画素電極と薄膜トランジスタと走査線及び信号線を覆う絶縁層上の実質的に全面に形成され、前記画素電極に対応する領域に、前記画素電極との間に前記液晶分子の配向方位を制御する電界を生成するための、間隔をおいて互いに平行に並ぶ複数の縁部を形成するスリットが設けられていることが好ましい。この場合、前記共通電極に形成されたスリットは、一方の基板面に形成された配向膜により配向された液晶分子の長軸の方向に対して直交及び平行以外の斜めに交差する縁部を形成するように、前記配向膜の配向処理の方向に対して斜めに交差する方向に向けて形成されていることが好ましい。また、前記一方の基板に形成された画素電極は、前記画素に対応する領域の前記共通電極に形成されたスリットに対応した形状をもち、前記共通電極のスリットと重なる領域に開口部を形成した透明導電膜からなることが好ましい。さらに、前記一方の基板に形成された画素電極は、前記画素に対応する領域の前記共通電極に形成されたスリットに対応した形状をもち、前記共通電極のスリットと重なる領域に開口部を形成した透明導電膜からなることが望ましい。   In this liquid crystal display element, the common electrode is formed substantially over the entire surface of the insulating layer covering the plurality of pixel electrodes, the thin film transistors, the scanning lines, and the signal lines, and the pixel electrodes and the pixel electrodes are formed in regions corresponding to the pixel electrodes. It is preferable that a slit for forming a plurality of edges aligned in parallel with each other is provided for generating an electric field for controlling the orientation direction of the liquid crystal molecules. In this case, the slit formed in the common electrode forms an edge that intersects obliquely other than perpendicular and parallel to the direction of the long axis of the liquid crystal molecules aligned by the alignment film formed on one substrate surface. Thus, it is preferable that the alignment film is formed in a direction that obliquely intersects the direction of the alignment treatment. The pixel electrode formed on the one substrate has a shape corresponding to the slit formed in the common electrode in a region corresponding to the pixel, and an opening is formed in a region overlapping the slit of the common electrode. It is preferable to consist of a transparent conductive film. Further, the pixel electrode formed on the one substrate has a shape corresponding to the slit formed in the common electrode in a region corresponding to the pixel, and an opening is formed in a region overlapping the slit of the common electrode. It is desirable to consist of a transparent conductive film.

この液晶表示素子において、前記一方の基板に形成された画素電極は、前記画素に対応する面積をもった実質的に矩形形状の1つの透明導電膜からなることが好ましい。   In this liquid crystal display element, the pixel electrode formed on the one substrate is preferably made of one transparent conductive film having a substantially rectangular shape having an area corresponding to the pixel.

この発明の第2の観点による液晶表示素子は、
予め定めた間隙を設けて、互いに対向配置された一対の基板と、
前記一対の基板の間の間隙に封入され、液晶分子がその分子長軸を予め定めた一方の方向に揃えて前記基板面と実質的に平行に配列した液晶層と、
前記一対の基板のうちの一方の基板の、他方の基板と対向する内面に、行方向及び列方向に配列され、それぞれ表示データに対応する表示信号が供給される薄膜トランジスタと、
前記一方の基板の内面に、前記薄膜トランジスタと接続して形成され、前記表示信号が前記薄膜トランジスタから供給される画素電極と、
前記一方の基板の内面に、各画素電極の行の間に、その行方向に沿わせてそれぞれ配列され、各行の前記薄膜トランジスタに走査信号を供給する複数の走査線と、各画素電極の列の間に、その列方向に沿わせてそれぞれ配列され、各列の前記薄膜トランジスタに表示信号を供給する複数の信号線と、
前記一方の基板の内面の、前記画素電極より前記液晶層側に、絶縁膜を介して前記画素電極に対応させて形成され、各画素に対応する領域に間隔をおいて互いに平行に並ぶ複数の縁部が形成された透明導電膜と、隣接する画素の間で行方向に延出する走査線、及び列方向に延出する信号線のうち、少なくとも走査線に沿い、且つ前記走査線及び薄膜トランジスタを覆って形成された金属導電膜とからなり、前記画素電極との間に前記液晶分子の配向方位を前記基板面と実質的に平行な面内において制御する電界を生成する共通電極と、
を備えることを特徴とする。
A liquid crystal display element according to a second aspect of the present invention is
A pair of substrates disposed opposite each other with a predetermined gap;
A liquid crystal layer sealed in a gap between the pair of substrates, wherein the liquid crystal molecules are aligned substantially parallel to the substrate surface with their molecular long axes aligned in one predetermined direction;
Thin film transistors that are arranged in a row direction and a column direction on the inner surface of one of the pair of substrates facing the other substrate, and to which display signals corresponding to display data are respectively supplied;
A pixel electrode formed on the inner surface of the one substrate connected to the thin film transistor, and the display signal is supplied from the thin film transistor;
A plurality of scanning lines arranged on the inner surface of the one substrate between the row of pixel electrodes along the row direction and supplying scanning signals to the thin film transistors in each row, and columns of the pixel electrodes In between, a plurality of signal lines that are arranged along the column direction and supply display signals to the thin film transistors in each column,
A plurality of inner surfaces of the one substrate are formed on the liquid crystal layer side of the pixel electrode so as to correspond to the pixel electrode through an insulating film, and are arranged in parallel to each other with an interval in a region corresponding to each pixel. Of the transparent conductive film in which the edge is formed, the scanning line extending in the row direction between adjacent pixels, and the signal line extending in the column direction, the scanning line and the thin film transistor are at least along the scanning line. A common electrode that generates an electric field for controlling the orientation direction of the liquid crystal molecules in a plane substantially parallel to the substrate surface between the pixel electrode and the metal conductive film formed to cover the pixel electrode;
It is characterized by providing.

この液晶表示素子において、前記共通電極は、複数の画素電極と薄膜トランジスタと走査線及び信号線を覆う絶縁層上の実質的に全面に形成され、前記画素電極に対応する領域に、前記画素電極との間に前記液晶分子の配向方位を制御する電界を生成するための、間隔をおいて互いに平行に並び、且つ一方の基板面に形成された配向膜の配向処理の方向に対して直交及び平行以外の斜めに交差する〈 形状に屈曲した複数の縁部を形成するスリットが設けられていることが好ましい。また、前記一方の基板に形成された画素電極は、前記画素に対応する面積をもった実質的に矩形形状の1つの透明導電膜からなることが好ましい。   In this liquid crystal display element, the common electrode is formed substantially over the entire surface of the insulating layer covering the plurality of pixel electrodes, the thin film transistors, the scanning lines, and the signal lines, and the pixel electrodes and the pixel electrodes are formed in regions corresponding to the pixel electrodes. In order to generate an electric field for controlling the orientation direction of the liquid crystal molecules between them, they are arranged in parallel to each other at an interval, and perpendicular and parallel to the direction of the orientation treatment of the orientation film formed on one substrate surface. It is preferable that a slit that forms a plurality of edges bent in a shape is provided. Further, the pixel electrode formed on the one substrate is preferably made of one transparent conductive film having a substantially rectangular shape having an area corresponding to the pixel.

この発明の第3の観点による液晶表示素子は、
予め定めた間隙を設けて、互いに対向配置された一対の基板と、
前記一対の基板の間の間隙に封入され、液晶分子がその分子長軸を予め定めた一方の方向に揃えて前記基板面と実質的に平行に配列した液晶層と、
前記一対の基板のうちの一方の基板の、他方の基板と対向する内面に、行方向及び列方向に配列され、それぞれ表示データに対応する表示信号が供給される薄膜トランジスタと、
前記一方の基板の内面に、前記薄膜トランジスタと接続して形成され、前記表示信号が前記薄膜トランジスタから供給される画素電極と、
前記一方の基板の内面に、各画素電極の行の間に、その行方向に沿わせてそれぞれ配列され、各行の前記薄膜トランジスタに走査信号を供給する複数の走査線と、各画素電極の列の間に、その列方向に沿わせてそれぞれ配列され、各列の前記薄膜トランジスタに表示タ信号を供給する複数の信号線と、
前記一方の基板の内面の、前記画素電極より前記液晶層側に、絶縁膜を介して前記画素電極に対応させて形成され、各画素に対応する領域に間隔をおいて互いに平行に並ぶ複数の縁部が形成された透明導電膜と、隣接する画素の間で行方向に延出する走査線、及び列方向に延出する信号線の両方に沿って、これらの走査線と信号線を覆い、且つ前記薄膜トランジスタに対応する領域を除いた部分に形成された金属導電膜とからなり、前記画素電極との間に前記液晶分子の配向方位を前記基板面と実質的に平行な面内において制御する電界を生成する共通電極と、
前記一対の基板のうちの他方の基板の内面の、前記一方の基板に形成された薄膜トランジスタに対応する領域に形成された遮光膜と、
を備えることを特徴とする。
A liquid crystal display element according to a third aspect of the present invention is
A pair of substrates disposed opposite each other with a predetermined gap;
A liquid crystal layer sealed in a gap between the pair of substrates, wherein the liquid crystal molecules are aligned substantially parallel to the substrate surface with their molecular long axes aligned in one predetermined direction;
Thin film transistors that are arranged in a row direction and a column direction on the inner surface of one of the pair of substrates facing the other substrate, and to which display signals corresponding to display data are respectively supplied;
A pixel electrode formed on the inner surface of the one substrate connected to the thin film transistor, and the display signal is supplied from the thin film transistor;
A plurality of scanning lines arranged on the inner surface of the one substrate between the row of pixel electrodes along the row direction and supplying scanning signals to the thin film transistors in each row, and columns of the pixel electrodes In between, a plurality of signal lines that are arranged along the column direction and supply display signals to the thin film transistors in each column,
A plurality of inner surfaces of the one substrate are formed on the liquid crystal layer side of the pixel electrode so as to correspond to the pixel electrode through an insulating film, and are arranged in parallel to each other with an interval in a region corresponding to each pixel. The scan line and the signal line are covered along both the transparent conductive film in which the edge portion is formed, the scan line extending in the row direction between adjacent pixels, and the signal line extending in the column direction. And a metal conductive film formed in a portion excluding a region corresponding to the thin film transistor, and the orientation direction of the liquid crystal molecules is controlled in a plane substantially parallel to the substrate surface between the pixel electrode and the pixel electrode. A common electrode for generating an electric field,
A light shielding film formed in a region corresponding to a thin film transistor formed on the one substrate on the inner surface of the other substrate of the pair of substrates;
It is characterized by providing.

この発明の第1の観点による液晶表示素子は、前記共通電極を、前記画素電極より前記液晶層側に絶縁膜を介して前記画素電極を覆って積層し、且つ前記画素電極に対応する領域ごとに少なくとも1つの縁部を形成し、前記画素電極と前記縁部との間に、前記液晶分子の配向方位を前記基板面と実質的に平行な面内において制御する電界を生成するようにしたので、前記画素電極の周辺部に発生する前記画素電極と共通電極との間以外の電界を液晶層に対して遮断するから、前記画素周辺部の配向の乱れを無くして、光漏れを防止することができる。   In the liquid crystal display element according to the first aspect of the present invention, the common electrode is laminated so as to cover the pixel electrode through an insulating film on the liquid crystal layer side from the pixel electrode, and for each region corresponding to the pixel electrode. And forming an electric field for controlling an orientation direction of the liquid crystal molecules in a plane substantially parallel to the substrate surface between the pixel electrode and the edge. Therefore, since the electric field other than between the pixel electrode and the common electrode generated in the peripheral portion of the pixel electrode is blocked from the liquid crystal layer, the disturbance of the alignment in the peripheral portion of the pixel is eliminated, and light leakage is prevented. be able to.

この液晶表示素子においては、前記共通電極に、前記複数の画素電極に対応する領域ごとに、間隔をおいて互いに平行に並ぶ複数の縁部を形成するためのスリットを設けるのが望ましく、このようにすることにより、前記共通電極の各縁部と前記画素電極の間に、実質的に均一な強さの電界を生成させ、高品質の画像を表示することができる。   In this liquid crystal display element, it is desirable that the common electrode is provided with slits for forming a plurality of edges arranged in parallel with each other at intervals corresponding to the plurality of pixel electrodes. By doing so, an electric field of substantially uniform strength can be generated between each edge of the common electrode and the pixel electrode, and a high quality image can be displayed.

また、この液晶表示素子は、前記一方の基板の内面に、各画素電極行にそれぞれ沿わせて形成され、各行の前記薄膜トランジスタにゲート信号を供給する複数の走査線と、各画素電極列にそれぞれ沿わせて形成され、各列の前記薄膜トランジスタにデータ信号を供給する複数の信号線とが設けられ、前記共通電極は、複数の画素電極と薄膜トランジスタと走査線及び信号線を覆う絶縁層の上に、前記走査線を挟んで隣合う画素電極間の領域と前記信号線を挟んで隣合う画素電極間の領域の少なくとも一方を覆う領域によって、前記画素電極行方向及び画素電極列方向の少なくとも一方に延出した形状に形成され、前記画素電極に対応する部分が、間隔をおいて互いに平行に並ぶ複数の部分電極からなり、その各部分電極の縁部と前記画素電極との間に、前記液晶分子の配向方位を制御する電界を生成するようにしたので、前記走査線と信号線の少なくとも一方と前記画素電極の縁部との間に生じる電界を前記共通電極により遮蔽し、その電界による画素周辺の領域の液晶分子の配向の乱れを無くすことができ、したがって、画素周辺部の光漏れを無くし、コントラストが高く且つ開口率が高く、良好な品質の画像を表示することができる。   The liquid crystal display element is formed on the inner surface of the one substrate along each pixel electrode row, and each of the plurality of scanning lines for supplying a gate signal to the thin film transistor in each row and each pixel electrode column A plurality of signal lines for supplying data signals to the thin film transistors in each column, and the common electrode is formed on an insulating layer covering the plurality of pixel electrodes, the thin film transistors, the scanning lines, and the signal lines. And at least one of the pixel electrode row direction and the pixel electrode column direction by a region covering at least one of a region between adjacent pixel electrodes across the scanning line and a region between adjacent pixel electrodes across the signal line. The portion corresponding to the pixel electrode is formed of a plurality of partial electrodes arranged in parallel to each other at an interval, and an edge of each partial electrode and the pixel electrode Since an electric field for controlling the orientation direction of the liquid crystal molecules is generated during the period, an electric field generated between at least one of the scanning line and the signal line and the edge of the pixel electrode is shielded by the common electrode. Therefore, the disturbance of the alignment of the liquid crystal molecules in the region around the pixel due to the electric field can be eliminated, so that the light leakage around the pixel periphery is eliminated, and the image with high contrast and high aperture ratio is displayed. be able to.

この液晶表示素子において、前記共通電極は、前記複数の走査線を挟んで隣合う画素電極間の領域と前記信号線を挟んで隣合う画素電極間の領域の両方に対応させて形成され、前記複数の画素電極に対応する部分にそれぞれ、間隔をおいて平行に並ぶ複数の部分電極を形成する複数のスリットが設けられた導電膜により形成したので、画素周辺部の全周に亙って光漏れを無くすことができるとともに、前記共通電極の前記画素電極に対応する部分の複数の部分電極及び前記隣合う画素電極間の領域に対応する部分の電位を実質的に等しくし、前記共通電極の各縁部と前記画素電極の間に、実質的に均一な強さの電界を生成させ、高品質の画像を表示することができる。   In this liquid crystal display element, the common electrode is formed so as to correspond to both a region between adjacent pixel electrodes across the plurality of scanning lines and a region between adjacent pixel electrodes across the signal line, Since it is formed of a conductive film provided with a plurality of slits for forming a plurality of partial electrodes arranged in parallel at intervals in portions corresponding to the plurality of pixel electrodes, light is transmitted over the entire periphery of the pixel peripheral portion. Leakage can be eliminated, and the potential of the plurality of partial electrodes corresponding to the pixel electrode of the common electrode and the portion corresponding to the region between the adjacent pixel electrodes can be made substantially equal, A high-quality image can be displayed by generating a substantially uniform electric field between each edge and the pixel electrode.

また、前記複数の画素電極は、予め定めた画素領域の全域に対応する形状に形成するのが望ましく、このようにすることにより、前記画素電極の電位をその全体にわたって実質的に等しくし、前記共通電極の縁部と前記画素電極との間に実質的に均一な強さの電界を生成させ、より高品質の画像を表示することができる。   The plurality of pixel electrodes are preferably formed in a shape corresponding to the entire area of the predetermined pixel region, and in this way, the potentials of the pixel electrodes are made substantially equal throughout, An electric field having a substantially uniform strength can be generated between the edge of the common electrode and the pixel electrode, and a higher quality image can be displayed.

さらに、この液晶表示素子においては、前記共通電極の前記画素電極間の領域に対応する部分に、走査線及び信号線に沿ってその領域の全長にわたって、低抵抗の金属導電膜からなる共通電極線を設けることにより、行方向及び列方向に配列する複数の画素の共通電極の電位を実質的に等しくし、輝度むらの無い画像を表示することができる。   Further, in this liquid crystal display element, a common electrode line made of a low-resistance metal conductive film is formed in a portion corresponding to the region between the pixel electrodes of the common electrode along the entire length of the region along the scanning line and the signal line. By providing, the potentials of the common electrodes of a plurality of pixels arranged in the row direction and the column direction can be made substantially equal, and an image having no luminance unevenness can be displayed.

この発明の第2の観点による液晶表示素子は、前記共通電極を、前記画素電極より前記液晶層側に、絶縁膜を介して前記画素電極に対応させて形成され、各画素に対応する領域に間隔をおいて互いに平行に並ぶ複数の縁部が形成された透明導電膜と、隣接する画素の間で行方向に延出する走査線、及び列方向に延出する信号線のうち、少なくとも走査線に沿い、且つ前記走査線及び薄膜トランジスタを覆って形成された金属導電膜とからなり、前記画素電極との間に前記液晶分子の配向方位を前記基板面と実質的に平行な面内において制御する電界を生成するようにしたので、前記画素電極の周辺部に発生する前記画素電極と共通電極との間以外の電界を液晶層に対して遮断するから、前記画素周辺部の配向の乱れを無くして、光漏れを防止することができ、高コントラストで、開口率の高い明るい表示を行うことができる。また、共通電極に金属導電膜が走査線及び信号線の両方に沿って形成されているため、前記共通電極の電気的な抵抗を小さくできて、それぞれの画素に均一な電極を印加することができ、さらに薄膜トランジスタに対応させて金属導電膜が形成されているので、この薄膜トランジスタの遮光を行うことができ、安定した表示を行うことができる。   In a liquid crystal display element according to a second aspect of the present invention, the common electrode is formed on the liquid crystal layer side of the pixel electrode so as to correspond to the pixel electrode through an insulating film, and in a region corresponding to each pixel. At least scanning is performed among a transparent conductive film in which a plurality of edges aligned in parallel with each other at an interval are formed, a scanning line extending in the row direction between adjacent pixels, and a signal line extending in the column direction. And a metal conductive film formed so as to cover the scanning line and the thin film transistor, and the orientation direction of the liquid crystal molecules is controlled in a plane substantially parallel to the substrate surface between the pixel electrode and the pixel electrode. Since the electric field other than between the pixel electrode and the common electrode generated at the periphery of the pixel electrode is blocked from the liquid crystal layer, the disturbance of the alignment at the periphery of the pixel is prevented. To prevent light leakage Rukoto can, at high contrast, it is possible to perform high bright display aperture ratio. Further, since the metal conductive film is formed on the common electrode along both the scanning line and the signal line, the electric resistance of the common electrode can be reduced, and a uniform electrode can be applied to each pixel. In addition, since the metal conductive film is formed corresponding to the thin film transistor, the thin film transistor can be shielded from light and stable display can be performed.

この液晶表示素子において、前記共通電極の前記画素電極に対応する領域に、前記画素電極との間に前記液晶分子の配向方位を制御する電界を生成するための、間隔をおいて互いに平行に並び、且つ一方の基板面に形成された配向膜の配向処理の方向に対して直交及び平行以外の斜めに交差する〈 形状に屈曲した複数の縁部を形成するスリットを設けることにより、電界の印加による液晶分子の挙動を安定化することができ、また画素電極を実質的に矩形形状の1つの透明導電膜により形成することにより、製造を容易にして、且つ各画素の電界を均一にすることができる。   In this liquid crystal display element, the common electrode is arranged in parallel to each other at an interval to generate an electric field for controlling the orientation direction of the liquid crystal molecules between the pixel electrode and a region corresponding to the pixel electrode. And applying an electric field by providing slits that form a plurality of edges bent into a shape that intersect obliquely other than perpendicular and parallel to the direction of alignment treatment of the alignment film formed on one substrate surface The behavior of the liquid crystal molecules due to the liquid crystal can be stabilized, and the pixel electrode is formed of one transparent conductive film having a substantially rectangular shape, thereby facilitating manufacturing and making the electric field of each pixel uniform. Can do.

この発明の第3の観点による液晶表示素子は、前記共通電極を、前記画素電極より前記液晶層側に、絶縁膜を介して前記画素電極に対応させて形成され、各画素に対応する領域に間隔をおいて互いに平行に並ぶ複数の縁部が形成された透明導電膜と、隣接する画素の間で行方向に延出する走査線、及び列方向に延出する信号線の両方に沿って、これらの走査線と信号線を覆い、且つ前記薄膜トランジスタに対応する領域を除いた部分に形成された金属導電膜とからなり、前記画素電極との間に前記液晶分子の配向方位を前記基板面と実質的に平行な面内において制御する電界を生成するようにしたので、前記画素電極の周辺部に発生する前記画素電極と共通電極との間以外の電界を液晶層に対して遮断するから、前記画素周辺部の配向の乱れを無くして、光漏れを防止することができ、高コントラストで、開口率の高い明るい表示を行うことができる。また、共通電極に金属導電膜が走査線及び信号線の両方に沿って形成されているため、前記共通電極の電気的な抵抗を小さくできて、それぞれの画素に均一な電極を印加することができ、さらに金属導電膜を前記薄膜トランジスタに対応する領域を除いた部分に形成し、他方の基板の内面に、前記薄膜トランジスタに対応する領域に遮光膜を形成したので、この薄膜トランジスタと共通電極との間に発生する浮遊容量を小さくして、この液晶表示素子のドライバにかかる負荷を低減させることができる。   In a liquid crystal display element according to a third aspect of the present invention, the common electrode is formed on the liquid crystal layer side of the pixel electrode so as to correspond to the pixel electrode through an insulating film, and in a region corresponding to each pixel. Along the transparent conductive film in which a plurality of edges aligned in parallel with each other at an interval are formed, the scanning line extending in the row direction between adjacent pixels, and the signal line extending in the column direction And a metal conductive film that covers the scanning lines and the signal lines and is formed in a portion excluding a region corresponding to the thin film transistor, and the orientation direction of the liquid crystal molecules is defined between the pixel electrode and the substrate surface. Since the electric field to be controlled is generated in a plane substantially parallel to the liquid crystal layer, the electric field other than between the pixel electrode and the common electrode generated in the peripheral portion of the pixel electrode is blocked from the liquid crystal layer. , Disturbance in the orientation of the pixel periphery Without it, it is possible to prevent light leakage, a high contrast, it is possible to perform high bright display aperture ratio. Further, since the metal conductive film is formed on the common electrode along both the scanning line and the signal line, the electric resistance of the common electrode can be reduced, and a uniform electrode can be applied to each pixel. In addition, a metal conductive film is formed in a portion excluding the region corresponding to the thin film transistor, and a light shielding film is formed on the inner surface of the other substrate in the region corresponding to the thin film transistor. The load on the driver of the liquid crystal display element can be reduced by reducing the stray capacitance generated in the liquid crystal display element.

(第1の実施形態)
図1〜図4はこの発明の第1の実施例を示しており、図1は液晶表示素子の一部分の平面図、図2は図1のII−II線に沿う断面図、図3は図1のIII−III線に沿う断面図、図4は図1のIV−IV線に沿う断面図である。
(First embodiment)
1 to 4 show a first embodiment of the present invention. FIG. 1 is a plan view of a part of a liquid crystal display element, FIG. 2 is a sectional view taken along line II-II in FIG. 1, and FIG. 1 is a sectional view taken along line III-III, and FIG. 4 is a sectional view taken along line IV-IV in FIG.

この液晶表示素子は、アクティブマトリックス液晶表示素子であり、図1〜図4のように、間隙を設けて対向する一対の透明基板1,2間に、液晶分子がその分子長軸を一方向に揃えて前記基板1,2面と実質的に平行に配向した液晶層3が封入され、前記一対の基板1,2の互いに対向する内面のうち、一方の基板、例えば表示の観察側(図2及び図3において上側)とは反対側の基板2の内面に、行方向(図1において左右方向)及び列方向(図1において上下方向)に配列された複数の透明な画素電極4と、これらの画素電極4にそれぞれ接続された複数の薄膜トランジスタ(以下、TFTと記す)5と、各画素電極行の一側にそれぞれ沿わせて形成され、各行のTFT5にゲート信号を供給する複数の走査線12と、各画素電極列の一側にそれぞれ沿わせて形成され、各列のTFT5にデータ信号を供給する複数の信号線13と、前記複数の画素電極4の前記液晶層3に対向する側に、絶縁膜14を介して前記画素電極4を覆って積層され、且つ前記画素電極4に対応する領域ごとに少なくとも1つの縁部15dが形成され、前記画素電極4と前記縁部15dとの間に、前記液晶層3の液晶分子の配向方位を前記基板1,2面と実質的に平行な面内において制御する電界を生成する透明な共通電極15とが設けられている。   This liquid crystal display element is an active matrix liquid crystal display element, and as shown in FIGS. 1 to 4, liquid crystal molecules have a molecular long axis in one direction between a pair of transparent substrates 1 and 2 facing each other with a gap. A liquid crystal layer 3 that is aligned and substantially parallel to the surfaces of the substrates 1 and 2 is sealed, and one of the opposing inner surfaces of the pair of substrates 1 and 2, for example, a display viewing side (FIG. 2). And a plurality of transparent pixel electrodes 4 arranged in the row direction (left-right direction in FIG. 1) and column direction (up-down direction in FIG. 1) on the inner surface of the substrate 2 opposite to the upper side in FIG. A plurality of thin film transistors (hereinafter referred to as TFTs) 5 respectively connected to the pixel electrodes 4 and a plurality of scanning lines formed along one side of each pixel electrode row and supplying gate signals to the TFTs 5 of each row 12 and each pixel electrode row And a plurality of signal lines 13 that are formed along the respective sides and supply data signals to the TFTs 5 of each column, and on the side of the plurality of pixel electrodes 4 that faces the liquid crystal layer 3 with the insulating film 14 interposed therebetween. At least one edge 15d is formed for each region corresponding to the pixel electrode 4 and is laminated so as to cover the pixel electrode 4, and the liquid crystal of the liquid crystal layer 3 is interposed between the pixel electrode 4 and the edge 15d. A transparent common electrode 15 for generating an electric field for controlling the orientation direction of molecules in a plane substantially parallel to the surfaces of the substrates 1 and 2 is provided.

なお、前記一対の基板1,2は、それぞれの周縁部を図示しない枠状シール材を介して接合されており、前記液晶層3は、前記一対の基板1,2間の前記シール材で囲まれた領域に、正の誘電異方性を有するネマティック液晶を封入して形成されている。   In addition, the pair of substrates 1 and 2 are joined to each other at peripheral portions via a frame-shaped sealing material (not shown), and the liquid crystal layer 3 is surrounded by the sealing material between the pair of substrates 1 and 2. A nematic liquid crystal having a positive dielectric anisotropy is sealed in the formed region.

前記TFT5は、前記一方の基板2の基板面上に形成されたゲート電極6と、前記ゲート電極6を覆って前記基板2の略全面に形成された透明なゲート絶縁膜7と、このゲート絶縁膜7の上に前記ゲート電極6と対向させて形成されたi型半導体膜8と、前記i型半導体膜8のチャンネル領域を挟む両側部の上にn型半導体膜9を介して設けられたソース電極10及びドレイン電極11とからなっている。   The TFT 5 includes a gate electrode 6 formed on the substrate surface of the one substrate 2, a transparent gate insulating film 7 that covers the gate electrode 6 and is formed on substantially the entire surface of the substrate 2, and the gate insulation. An i-type semiconductor film 8 formed on the film 7 so as to face the gate electrode 6, and an n-type semiconductor film 9 provided on both sides of the channel region of the i-type semiconductor film 8 across the channel region. It consists of a source electrode 10 and a drain electrode 11.

また、前記複数の走査線12は、前記一方の基板2の基板面上に、前記TFT5のゲート電極6と接続して形成されており、前記複数の信号線13は、前記ゲート絶縁膜7の上に前記TFT5のドレイン電極11と接続して形成されている。   The plurality of scanning lines 12 are formed on the substrate surface of the one substrate 2 so as to be connected to the gate electrode 6 of the TFT 5, and the plurality of signal lines 13 are formed on the gate insulating film 7. It is connected to the drain electrode 11 of the TFT 5 above.

そして、前記複数の画素電極4はそれぞれ、前記ゲート絶縁膜7の上に、ITO膜等の透明導電膜により、予め定めた実質的に矩形形状の画素領域の全域に対応する形状に形成されている。   Each of the plurality of pixel electrodes 4 is formed on the gate insulating film 7 by a transparent conductive film such as an ITO film in a shape corresponding to the entire area of the predetermined substantially rectangular pixel region. Yes.

すなわち、前記画素電極4は、前記画素に対応する面積をもった実質的に矩形形状の1つの透明導電膜からなっており、これらの画素電極4の1つの角部に、その画素電極4に対応するTFT5のソース電極10が接続されている。   That is, the pixel electrode 4 is formed of one transparent conductive film having a substantially rectangular shape having an area corresponding to the pixel, and the pixel electrode 4 is formed at one corner of the pixel electrode 4. The source electrode 10 of the corresponding TFT 5 is connected.

そして、前記複数の画素電極4は、前記ゲート絶縁膜7の上に、ITO膜等の透明導電膜により、予め定めた画素領域の全域に対応する形状であって、1つの実質的な矩形形状に形成されており、これらの画素電極4の1つの角部に、その画素電極4に対応するTFT5のソース電極10が接続されている。   The plurality of pixel electrodes 4 have a shape corresponding to the entire area of the predetermined pixel region on the gate insulating film 7 by a transparent conductive film such as an ITO film, and have a substantially rectangular shape. The source electrode 10 of the TFT 5 corresponding to the pixel electrode 4 is connected to one corner of the pixel electrode 4.

さらに、前記一方の基板2の内面には、その略全面にわたって、前記複数の画素電極4とTFT5と走査線12及び信号線13を覆う透明な層間絶縁膜14が形成されており、前記共通電極15は、前記ゲート絶縁膜7と層間絶縁膜14とからなる絶縁層の上に画素電極4を覆って形成されている。   Further, a transparent interlayer insulating film 14 covering the plurality of pixel electrodes 4, the TFTs 5, the scanning lines 12 and the signal lines 13 is formed on the inner surface of the one substrate 2 over the entire surface, and the common electrode 15 is formed on the insulating layer composed of the gate insulating film 7 and the interlayer insulating film 14 so as to cover the pixel electrode 4.

前記共通電極15は、前記複数の画素電極4及び前記走査線12を挟んで隣合う画素電極4,4間の領域である周辺部分15bと前記信号線13を挟んで隣合う画素電極4,4間の領域である周辺部分15cの両方に対応する部分にわたって形成され、前記複数の画素電極4に対応する領域にそれぞれ、間隔をおいて平行に並ぶ複数の部分電極15aを形成する複数のスリット16が設けられ、これらの部分電極15aによって、前記画素電極4との間に前記液晶分子の配向方位を制御する電界を生成するための、間隔をおいて互いに平行に並ぶ複数の縁部15dが形成されたITO膜等の透明導電膜からなっている。   The common electrode 15 includes a peripheral portion 15b, which is a region between the pixel electrodes 4 and 4 adjacent to each other with the plurality of pixel electrodes 4 and the scanning line 12 interposed therebetween, and the pixel electrodes 4 and 4 adjacent to each other with the signal line 13 interposed therebetween. A plurality of slits 16 are formed over a portion corresponding to both of the peripheral portions 15c as a region between the plurality of slits 16 to form a plurality of partial electrodes 15a arranged in parallel at intervals in the regions corresponding to the plurality of pixel electrodes 4, respectively. These partial electrodes 15a form a plurality of edge portions 15d arranged parallel to each other at intervals to generate an electric field for controlling the orientation direction of the liquid crystal molecules between the partial electrodes 15a. It is made of a transparent conductive film such as an ITO film.

この実施例では、前記透明導電膜の複数の画素電極4に対応する部分にそれぞれ、前記列方向に沿う4本のスリット16を互に平行に設け、これらのスリット間に3本の部分電極15aを形成している。   In this embodiment, four slits 16 along the column direction are provided in parallel to each other at portions corresponding to the plurality of pixel electrodes 4 of the transparent conductive film, and three partial electrodes 15a are provided between these slits. Is forming.

この共通電極15の前記画素電極4に対応する部分に形成された複数の部分電極15aの幅は、隣合う部分電極15aの間隔(スリット16の幅)と同程度に設定されている。   The width of the plurality of partial electrodes 15a formed in the portion corresponding to the pixel electrode 4 of the common electrode 15 is set to be approximately the same as the interval between adjacent partial electrodes 15a (the width of the slit 16).

また、前記共通電極15の前記走査線12を挟んで隣合う画素電極4,4間に対応する領域であって、前記画素電極の周辺部分15cは、その両側縁部が前記隣合う画素電極4の両方の周辺部にそれぞれ対向する幅に形成されている。   The common electrode 15 is a region corresponding to the area between the adjacent pixel electrodes 4 and 4 across the scanning line 12, and the peripheral portion 15 c of the pixel electrode has both side edges adjacent to the adjacent pixel electrode 4. The widths of the two peripheral portions are opposed to each other.

さらに、前記複数のスリット16は、前記画素電極4の前記列方向の幅と略同じ長さに形成されており、したがって、画素電極4に対応するスリット16,16の端部間の幅は、その両側縁部が前記隣合う画素電極4の両方の周辺部と重なる幅に形成されている。   Further, the plurality of slits 16 are formed to have substantially the same length as the width of the pixel electrode 4 in the column direction. Therefore, the width between the ends of the slits 16 and 16 corresponding to the pixel electrode 4 is Both side edges are formed so as to overlap with the peripheral portions of both of the adjacent pixel electrodes 4.

なお、前記一方の基板(観察側とは反対側の基板)2には、行方向と列方向の一方または両方の一端の縁部に、他方の基板1の外方に張出す端子配列部が形成されており、前記複数の走査線12と信号線13は、前記端子配列部に配列形成された複数の走査線端子と信号線端子に接続され、前記共通電極15は、その外周縁の一部または複数箇所から導出されたリード配線を介して前記端子配列部に形成された共通電極端子に接続されている。   Note that the one substrate (substrate opposite to the observation side) 2 has a terminal array portion extending outward from the other substrate 1 at the edge of one or both ends in the row direction and the column direction. The plurality of scanning lines 12 and the signal lines 13 are connected to the plurality of scanning line terminals and the signal line terminals arranged in the terminal arrangement portion, and the common electrode 15 has one outer peripheral edge. It is connected to a common electrode terminal formed in the terminal array part via a lead wiring derived from the part or a plurality of places.

一方、前記他方の基板1の内面には、前記複数のTFT5にそれぞれ対向させて、前記TFT5の光による誤動作を防ぐための遮光膜17が設けられるとともに、前記複数の画素電極4と前記共通電極15とにより形成された複数の画素(画素電極4と共通電極15の各部分電極15aの側縁との間に生成された電界により液晶分子の配向状態が制御される領域)にそれぞれ対応させて、赤、緑、青の3色のカラーフィルタ18R,18G,18Bが設けられている。   On the other hand, a light-shielding film 17 is provided on the inner surface of the other substrate 1 so as to face each of the plurality of TFTs 5 to prevent malfunction of the TFTs 5 due to light, and the plurality of pixel electrodes 4 and the common electrode 15 corresponding to a plurality of pixels (regions in which the alignment state of liquid crystal molecules is controlled by an electric field generated between the pixel electrode 4 and the side edge of each partial electrode 15a of the common electrode 15). , Red, green and blue color filters 18R, 18G and 18B are provided.

また、前記一対の基板1,2の前記枠状シール材で囲まれた領域の内面にはそれぞれ、前記共通電極15及びカラーフィルタ18R,18G,18Bを覆って水平配向膜19,20が設けられている。   Further, horizontal alignment films 19 and 20 are provided on the inner surfaces of the regions surrounded by the frame-shaped sealing material of the pair of substrates 1 and 2 so as to cover the common electrode 15 and the color filters 18R, 18G, and 18B, respectively. ing.

これらの配向膜19,20はそれぞれ、前記共通電極15の各部分電極15aの長さ方向に対して5°〜15°の範囲の予め定めた角度で斜めに交差する方向に沿って互いに逆方向にラビングすることにより配向処理されており、前記液晶層3の液晶分子は、前記配向膜19,20の配向処理方向に分子長軸を揃えて、前記基板1,2面と実質的に平行に配向している。   These alignment films 19 and 20 are opposite to each other along a direction obliquely intersecting with a predetermined angle in a range of 5 ° to 15 ° with respect to the length direction of each partial electrode 15a of the common electrode 15. The liquid crystal molecules of the liquid crystal layer 3 are aligned substantially in parallel with the surfaces of the substrates 1 and 2 with the molecular long axes aligned with the alignment treatment direction of the alignment films 19 and 20. Oriented.

また、図では省略しているが、この液晶表示素子は、前記一対の基板1,2の外面にそれぞれ配置された一対の偏光板を備えており、これらの偏光板のうち、一方の偏光板は、その透過軸を前記配向膜19,20の配向処理と実質的に平行にして配置され、他方の偏光板は、その透過軸を前記一方の偏光板の透過軸と実質的に直交または平行にして配置されている。   Although not shown in the figure, the liquid crystal display element includes a pair of polarizing plates disposed on the outer surfaces of the pair of substrates 1 and 2, respectively, and one of the polarizing plates. Is arranged with its transmission axis substantially parallel to the alignment treatment of the alignment films 19 and 20, and the other polarizing plate has its transmission axis substantially perpendicular or parallel to the transmission axis of the one polarizing plate. Are arranged.

この液晶表示素子は、前記複数の画素電極4に前記TFT5を介して表示信号を印加することにより、前記共通電極15の各部分電極15aの縁部と前記画素電極4の前記部分電極15a,15a間に対応する部分との間に電界を生成させ、その電界により前記液晶分子の配向方位を前記基板1,2面と実質的に平行な面内において制御して表示する。   In this liquid crystal display element, a display signal is applied to the plurality of pixel electrodes 4 via the TFTs 5, whereby the edge of each partial electrode 15 a of the common electrode 15 and the partial electrodes 15 a and 15 a of the pixel electrode 4. An electric field is generated between the corresponding portions, and the orientation direction of the liquid crystal molecules is controlled and displayed in a plane substantially parallel to the surfaces of the substrates 1 and 2 by the electric field.

この液晶表示素子は、前記共通電極15を、前記画素電極4より前記液晶層3側に、絶縁膜(層間絶縁膜)14を介して前記画素電極4を覆って積層し、且つ前記画素電極4に対応する領域ごとに少なくとも1つの縁部15dを形成し、前記画素電極4と前記縁部15dとの間に、前記液晶分子の配向方位を前記基板1,2面と実質的に平行な面内において制御する電界を生成するようにしたので、前記画素電極4の周辺部に発生する前記画素電極4と共通電極15との間以外の電界を液晶層3に対して遮断するから、前記画素周辺部の配向の乱れを無くして、光漏れを防止することができる。   In this liquid crystal display element, the common electrode 15 is laminated on the liquid crystal layer 3 side of the pixel electrode 4 so as to cover the pixel electrode 4 with an insulating film (interlayer insulating film) 14 interposed therebetween, and the pixel electrode 4 At least one edge 15d is formed for each region corresponding to, and the orientation direction of the liquid crystal molecules is substantially parallel to the surfaces of the substrates 1 and 2 between the pixel electrode 4 and the edge 15d. Since the electric field to be controlled inside is generated, the electric field other than between the pixel electrode 4 and the common electrode 15 generated in the periphery of the pixel electrode 4 is blocked from the liquid crystal layer 3. It is possible to prevent the light leakage by eliminating the disturbance in the orientation of the peripheral portion.

また、この液晶表示素子においては、前記共通電極15に、前記複数の画素電極4に対応する領域ごとに、間隔をおいて互いに平行に並ぶ複数の縁部15dを形成するための複数のスリット16を設けているため、前記共通電極15の各縁部15dと前記画素電極4の間に、実質的に均一な強さの電界を生成させ、高品質の画像を表示することができる。   Further, in this liquid crystal display element, a plurality of slits 16 are formed in the common electrode 15 for forming a plurality of edge portions 15 d arranged in parallel with each other at intervals corresponding to the plurality of pixel electrodes 4. Therefore, an electric field having a substantially uniform intensity can be generated between each edge 15d of the common electrode 15 and the pixel electrode 4, and a high-quality image can be displayed.

この実施例の液晶表示素子は、前記一方の基板2の内面に、各画素電極行にそれぞれ沿わせて形成され、各行のTFT5にゲート信号を供給する複数の走査線12と、各画素電極列にそれぞれ沿わせて形成され、各列のTFT5にデータ信号を供給する複数の信号線13とが設けられ、前記共通電極15は、複数の画素電極4とTFT5と走査線12及び信号線13を覆う絶縁層(TFT5のゲート電極6及び走査線12を覆うゲート絶縁膜7と、画素電極4とTFT5と信号線13を覆う層間絶縁膜14との積層膜)の上に、前記走査線12を挟んで隣合う画素電極4,4間の領域と前記信号線13を挟んで隣合う画素電極4,4間の領域の両方を覆う領域によって、前記画素電極行方向及び画素電極列方向に延出した形状に形成され、前記画素電極4に対応する部分が、間隔をおいて互いに平行に並ぶ複数の部分電極15aからなり、その各部分電極15aの縁部と前記画素電極4との間に、前記液晶分子の配向方位を制御する電界を生成するため、前記走査線12及び信号線13と前記画素電極4の縁部との間に生じる電界を前記共通電極15により遮蔽し、その電界による画素周辺の液晶分子の配向の乱れを無くすことができ、したがって、隣合う画素間の光漏れを無くし、良好な品質の画像を表示することができる。   The liquid crystal display element of this embodiment is formed on the inner surface of the one substrate 2 along each pixel electrode row, and a plurality of scanning lines 12 for supplying gate signals to the TFTs 5 in each row, and each pixel electrode column And a plurality of signal lines 13 for supplying data signals to the TFTs 5 in each column are provided, and the common electrode 15 includes the plurality of pixel electrodes 4, the TFTs 5, the scanning lines 12, and the signal lines 13. The scanning line 12 is placed on the insulating layer (the laminated film of the gate insulating film 7 covering the gate electrode 6 and the scanning line 12 of the TFT 5 and the interlayer insulating film 14 covering the pixel electrode 4, the TFT 5 and the signal line 13). The pixel electrode extends in the pixel electrode row direction and the pixel electrode column direction by a region that covers both the region between the adjacent pixel electrodes 4 and 4 and the region between the adjacent pixel electrodes 4 and 4 with the signal line 13 interposed therebetween. Formed in the shape before A portion corresponding to the pixel electrode 4 is composed of a plurality of partial electrodes 15 a arranged in parallel with each other at an interval, and the orientation direction of the liquid crystal molecules is set between the edge of each partial electrode 15 a and the pixel electrode 4. In order to generate the electric field to be controlled, the electric field generated between the scanning line 12 and the signal line 13 and the edge of the pixel electrode 4 is shielded by the common electrode 15, and the alignment of liquid crystal molecules around the pixel by the electric field is controlled. Disturbance can be eliminated, and therefore light leakage between adjacent pixels can be eliminated, and a good quality image can be displayed.

すなわち、この液晶表示素子は、前記共通電極15を、前記走査線12を挟んで隣合う画素電極4,4間の領域と前記信号線13を挟んで隣合う画素電極4,4間の領域の両方に対応させて形成され、前記複数の画素電極4に対応する部分にそれぞれ、間隔をおいて平行に並ぶ複数の部分電極15aを形成する複数のスリット16が設けられた導電膜により形成しているため、前記走査線12と前記画素電極4の縁部との間に生じる電界及び前記信号線13と前記画素電極4の縁部との間に生じる電界の両方を、前記共通電極15の前記隣合う画素電極4,4間の領域に対応する部分15b,15cにより遮蔽することができる。   That is, in the liquid crystal display element, the common electrode 15 is formed between a region between adjacent pixel electrodes 4 and 4 with the scanning line 12 interposed therebetween and a region between adjacent pixel electrodes 4 and 4 with the signal line 13 interposed therebetween. Formed by a conductive film provided with a plurality of slits 16 formed corresponding to both and corresponding to the plurality of pixel electrodes 4 and forming a plurality of partial electrodes 15a arranged in parallel at intervals, respectively. Therefore, both the electric field generated between the scanning line 12 and the edge of the pixel electrode 4 and the electric field generated between the signal line 13 and the edge of the pixel electrode 4 are It can be shielded by the portions 15b and 15c corresponding to the region between the adjacent pixel electrodes 4 and 4.

そのため、前記走査線12と前記画素電極4の縁部との間に生じた電界及び前記信号線13と前記画素電極4の縁部との間に生じた電界が液晶層3に作用し、その電界により前記隣合う画素間の領域の液晶分子の配向が乱れることは無く、したがって、画素周辺部の全周に亙って光漏れを無くすことができる。   Therefore, an electric field generated between the scanning line 12 and the edge of the pixel electrode 4 and an electric field generated between the signal line 13 and the edge of the pixel electrode 4 act on the liquid crystal layer 3, The electric field does not disturb the alignment of the liquid crystal molecules in the region between the adjacent pixels, and thus light leakage can be eliminated over the entire periphery of the pixel periphery.

しかも、この液晶表示素子は、前記共通電極15を、前記複数の画素電極4に対応する部分にそれぞれ複数の部分電極15aを形成する複数のスリット16が設けられた導電膜により形成しているため、前記共通電極15の前記画素電極4に対応する部分の複数の部分電極15a及び前記隣合う画素電極4,4間の領域に対応する部分15b,15cの電位を実質的に等しくし、前記共通電極15の各部分電極15aの縁部と前記画素電極4の前記部分電極15a間に対応する部分との間に、実質的に均一な強さの電界を生成させて、前記画素の全域にわたって液晶分子の配向方位を一様に制御することができる。   In addition, in the liquid crystal display element, the common electrode 15 is formed of a conductive film provided with a plurality of slits 16 for forming a plurality of partial electrodes 15a in portions corresponding to the plurality of pixel electrodes 4, respectively. The potentials of the plurality of partial electrodes 15a corresponding to the pixel electrode 4 of the common electrode 15 and the portions 15b and 15c corresponding to regions between the adjacent pixel electrodes 4 and 4 are made substantially equal to each other. A substantially uniform electric field is generated between the edge of each partial electrode 15a of the electrode 15 and the portion of the pixel electrode 4 corresponding to the portion between the partial electrodes 15a, and the liquid crystal is spread over the entire area of the pixel. The molecular orientation can be controlled uniformly.

そのため、この液晶表示素子は、前記走査線12を挟んで隣合う画素間及び前記信号線13を挟んで隣合う画素間の両方の光漏れが無い。したがって、画素周辺の漏れ光を遮光するブラックマスクを設ける必要がなくなって、開口率が高くなり、明るく且つコントラストの高い画像を表示させることができる。また、共通電極15よりも基板側に画素電極4を配置しているため、TFT5のソース電極と接続するためにスルーホール等を設ける必要がないので、製造工程が単純になり、また前記スルーホールによる開口率の低下を生じることがない。しかも、前記共通電極15が実質的に基板の略全面に渡って電気的に接続された状態で形成されているため、各画素の光の透過率が画素の全域にわたって均一な高品質の画像を表示することができる。   For this reason, this liquid crystal display element has no light leakage between adjacent pixels across the scanning line 12 and between adjacent pixels across the signal line 13. Therefore, it is not necessary to provide a black mask that blocks leakage light around the pixel, and the aperture ratio is increased, so that a bright and high-contrast image can be displayed. Further, since the pixel electrode 4 is arranged on the substrate side with respect to the common electrode 15, it is not necessary to provide a through hole or the like for connection with the source electrode of the TFT 5. The aperture ratio does not decrease due to. In addition, since the common electrode 15 is formed so as to be electrically connected over substantially the entire surface of the substrate, a high-quality image in which the light transmittance of each pixel is uniform over the entire area of the pixel can be obtained. Can be displayed.

さらに、この液晶表示素子は、前記複数の画素電極4は、予め定めた画素領域の全域に対応する形状に形成しているため、前記画素電極4の電位をその全体にわたって実質的に等しくし、前記共通電極15の各部分電極15aの縁部と前記画素電極4の前記部分電極15a間に対応する部分との間に、より均一な強さの電界を生成させ、前記画素の全域にわたって液晶分子の配向方位をさらに一様に制御することができ、したがって、より高品質の画像を表示することができる。   Further, in this liquid crystal display element, since the plurality of pixel electrodes 4 are formed in a shape corresponding to the entire area of the predetermined pixel region, the potentials of the pixel electrodes 4 are made substantially equal throughout. An electric field having a more uniform strength is generated between an edge of each partial electrode 15a of the common electrode 15 and a portion of the pixel electrode 4 corresponding to the portion between the partial electrodes 15a, and liquid crystal molecules are spread over the entire area of the pixel. Can be controlled more uniformly, so that a higher quality image can be displayed.

(第2の実施形態)
図5及び図6はこの発明の第2の実施例を示しており、図5は液晶表示素子の一部分の平面図、図6は図5のVI−VI線に沿う断面図である。
(Second Embodiment)
5 and 6 show a second embodiment of the present invention. FIG. 5 is a plan view of a part of the liquid crystal display element, and FIG. 6 is a sectional view taken along line VI-VI in FIG.

この実施例の液晶表示素子は、前記共通電極15の前記画素電極4,4間の領域に対応する部分に、その領域の全長にわたって、低抵抗の金属導電膜からなる共通電極線21を設けたものであり、他の構成は上述した第1の実施例と同じである。したがって、上述した第1の実施例と同一の部材には、同一の符号を付し、その説明を省略する。   In the liquid crystal display element of this embodiment, a common electrode line 21 made of a low-resistance metal conductive film is provided over the entire length of the region corresponding to the region between the pixel electrodes 4 and 4 of the common electrode 15. The other configurations are the same as those of the first embodiment described above. Therefore, the same members as those in the first embodiment described above are denoted by the same reference numerals, and the description thereof is omitted.

前記共通電極線21は、前記層間絶縁膜14の上に、前記走査線12を挟んで隣合う画素電極4,4間の領域と前記信号線13を挟んで隣合う画素電極4,4間の領域のいずれか一方、例えば信号線13を挟んで隣合う画素電極4,4間の領域にそれぞれ対応させて、前記信号線13と重なる位置に前記信号線13と平行に形成されており、これらの共通電極線21は、前記画素電極4の配列領域の外側において共通接続され、その共通接続部を一方の基板2の端子配列部に形成された共通電極端子に接続されている。   The common electrode line 21 is formed on the interlayer insulating film 14 between the adjacent pixel electrodes 4 and 4 with the scanning line 12 in between and the adjacent pixel electrodes 4 and 4 with the signal line 13 in between. One of the regions, for example, corresponding to the region between the adjacent pixel electrodes 4 and 4 across the signal line 13, is formed in parallel with the signal line 13 at a position overlapping the signal line 13. The common electrode line 21 is commonly connected outside the array region of the pixel electrodes 4, and the common connection portion is connected to a common electrode terminal formed in the terminal array portion of one substrate 2.

そして、前記共通電極15は、前記層間絶縁膜14の上に、前記共通電極線21の上に重ねて形成されている。   The common electrode 15 is formed on the interlayer insulating film 14 so as to overlap the common electrode line 21.

この実施例の液晶表示素子は、前記共通電極15の前記画素電極4,4間の領域に対応する部分に、その領域の全長にわたって、低抵抗の金属導電膜からなる共通電極線21を設けているため、行方向及び列方向に配列する複数の画素の共通電極15の電位を実質的に等しくし、輝度むらの無い画像を表示することができる。   In the liquid crystal display element of this embodiment, a common electrode line 21 made of a low-resistance metal conductive film is provided over the entire length of the region corresponding to the region between the pixel electrodes 4 and 4 of the common electrode 15. Therefore, the potentials of the common electrodes 15 of a plurality of pixels arranged in the row direction and the column direction can be made substantially equal, and an image without luminance unevenness can be displayed.

なお、この実施例では、共通電極15の信号線13を挟んで隣合う画素電極4,4間の領域に対応する部分に共通電極線21を設けているが、前記共通電極線21は、走査線12を挟んで隣合う画素電極4,4間の領域に対応する部分に設けてもよい。また、前記共通電極線21は、前記共通電極15の上に設けてもよい。   In this embodiment, the common electrode line 21 is provided in a portion corresponding to the region between the adjacent pixel electrodes 4 and 4 across the signal line 13 of the common electrode 15, but the common electrode line 21 is scanned. You may provide in the part corresponding to the area | region between adjacent pixel electrodes 4 and 4 on both sides of the line 12. FIG. The common electrode line 21 may be provided on the common electrode 15.

なお、上述した第1及び第2の実施例では、共通電極15を、複数の画素電極4及び走査線12を挟んで隣合う画素電極4,4間の領域と信号線13を挟んで隣合う画素電極4,4間の領域の両方に対応させて形成しているが、前記共通電極15は、複数の画素電極4及び走査線12を挟んで隣合う画素電極4,4間の領域と信号線13を挟んで隣合う画素電極4,4間の領域のいずれか一方に対応させて形成してもよい。   In the first and second embodiments described above, the common electrode 15 is adjacent to the region between the adjacent pixel electrodes 4 and 4 across the plurality of pixel electrodes 4 and the scanning lines 12 and the signal line 13 is interposed therebetween. The common electrode 15 is formed so as to correspond to both the region between the pixel electrodes 4, 4, and the common electrode 15 is connected to the region between the pixel electrodes 4, 4 adjacent to each other across the plurality of pixel electrodes 4 and the scanning line 12. You may form corresponding to either one of the area | regions between the pixel electrodes 4 and 4 adjacent on both sides of the line 13. FIG.

その場合も、前記走査線12と信号線13の少なくとも一方と前記画素電極4の縁部との間に生じる電界を前記共通電極15により遮蔽し、その電界による隣合う画素間の領域の液晶分子の配向の乱れを無くすことができるため、隣合う画素間の光漏れを無くし、良好な品質の画像を表示することができる。   Also in this case, the electric field generated between at least one of the scanning line 12 and the signal line 13 and the edge of the pixel electrode 4 is shielded by the common electrode 15, and the liquid crystal molecules in the region between adjacent pixels due to the electric field are shielded. Therefore, it is possible to eliminate the leakage of light between adjacent pixels and display an image with good quality.

このように、前記共通電極15を、複数の画素電極4及び走査線12を挟んで隣合う画素電極4,4間の領域と信号線13を挟んで隣合う画素電極4,4間の領域のいずれか一方に対応させて形成する場合、前記共通電極15は、各画素行ごとまたは各画素列ごとに、複数の画素電極4及び前記隣合う画素電極4,4間の領域に対応させて形成され、前記複数の画素電極4に対応する部分にそれぞれ、間隔をおいて平行に並ぶ複数の部分電極15aを形成する複数のスリットまたは櫛状の細長切欠部が設けられた複数本の部分電極と、これらの部分電極の端部を共通接続する接続部とからなる導電膜により形成すればよい。   As described above, the common electrode 15 is formed between the region between the adjacent pixel electrodes 4 and 4 with the plurality of pixel electrodes 4 and the scanning line 12 interposed therebetween and the region between the adjacent pixel electrodes 4 and 4 with the signal line 13 interposed therebetween. In the case of forming corresponding to either one, the common electrode 15 is formed corresponding to the region between the plurality of pixel electrodes 4 and the adjacent pixel electrodes 4 for each pixel row or each pixel column. A plurality of partial electrodes provided with a plurality of slits or comb-shaped elongated cutout portions that form a plurality of partial electrodes 15a arranged in parallel at intervals, respectively, at portions corresponding to the plurality of pixel electrodes 4; These conductive electrodes may be formed of a conductive film including a connection portion that commonly connects the end portions of these partial electrodes.

(第3の実施形態)
図7、図8及び図9は、この発明の第3の実施例を示しており、図7は液晶表示素子の一部分の平面図、図8は図7のVIII−VIII線に沿う断面図、図9は図7のIX−IX線に沿う断面図である。
(Third embodiment)
7, 8 and 9 show a third embodiment of the present invention. FIG. 7 is a plan view of a part of the liquid crystal display element, and FIG. 8 is a sectional view taken along line VIII-VIII in FIG. 9 is a cross-sectional view taken along line IX-IX in FIG.

この実施例の液晶表示素子は、低抵抗の金属導電膜からなる共通電極線121を、前記信号線13を挟んで隣合う画素電極4,4間の領域と、前記走査線12を挟んで隣合う画素電極4,4間の領域の両方に対応させて格子状に形成したものであり、他の構成は上述した第2の実施例と同じである。したがって、上述した第2の実施例と同一の部材には、同一の符号を付し、その説明を省略する。   In the liquid crystal display element of this embodiment, a common electrode line 121 made of a low-resistance metal conductive film is adjacent to a region between adjacent pixel electrodes 4 and 4 with the signal line 13 in between, and adjacent to the scanning line 12 in between. It is formed in a lattice shape so as to correspond to both of the regions between the matching pixel electrodes 4 and 4, and the other configuration is the same as that of the second embodiment described above. Therefore, the same members as those in the second embodiment described above are denoted by the same reference numerals, and the description thereof is omitted.

この液晶表示素子は、低抵抗の金属導電膜からなる共通電極線121が、前記層間絶縁膜14の上に、前記走査線12を挟んで隣合う画素電極4,4間の領域と前記信号線13を挟んで隣合う画素電極4,4間の領域の両方にそれぞれ対応させて、前記信号線13と重なる位置に前記信号線13と平行に延出する列配線部分121aと、前記走査線12と重なる位置に前記走査線12と平行に延出する行配線部分121bとが互いに接続された形状に形成されている。すなわち、この共通電極線121は、前記列配線部分121aと前記行配線部分121bとにより、前記画素電極4の外側の四方を取り囲む格子状に形成されている。そして、前記共通電極線121の走査線12と平行に形成された行配線部分121bには、TFT5に対応する領域が幅広に形成され、前記TFT5上を覆う遮光部分121cが形成されている。   In this liquid crystal display element, a common electrode line 121 made of a low-resistance metal conductive film has a signal line and a region between adjacent pixel electrodes 4 and 4 on the interlayer insulating film 14 with the scanning line 12 interposed therebetween. A column wiring portion 121a extending in parallel with the signal line 13 at a position overlapping the signal line 13 so as to correspond to both of the regions between the adjacent pixel electrodes 4 and 4 across the 13 and the scanning line 12 A row wiring portion 121b extending in parallel with the scanning line 12 is formed in a shape connected to each other at a position overlapping with the scanning line 12. That is, the common electrode line 121 is formed in a lattice shape surrounding the outer four sides of the pixel electrode 4 by the column wiring portion 121a and the row wiring portion 121b. In the row wiring portion 121b formed in parallel with the scanning line 12 of the common electrode line 121, a region corresponding to the TFT 5 is formed wide and a light shielding portion 121c covering the TFT 5 is formed.

そして、前記共通電極15は、前記層間絶縁膜14の上と、前記共通電極線121の上に重ねて形成されている。   The common electrode 15 is formed over the interlayer insulating film 14 and the common electrode line 121.

つまりこの液晶表示素子では、前記共通電極15が、一方の基板の絶縁膜14上に、各画素に対応する領域に間隔をおいて互いに平行に並ぶ複数の縁部15dが形成された透明導電膜と、隣接する画素の間で行方向に延出する走査線12、及び列方向に延出する信号線13の両方に沿って形成された金属導電膜とから構成されている。   In other words, in this liquid crystal display element, the common electrode 15 is formed on the insulating film 14 of one substrate with a plurality of edge portions 15d arranged parallel to each other at intervals in regions corresponding to the respective pixels. And a metal conductive film formed along both the scanning line 12 extending in the row direction between adjacent pixels and the signal line 13 extending in the column direction.

この実施例の液晶表示素子は、前記共通電極15の隣接する画素電極4,4間の領域に対応する部分に、前記走査線12及び信号線13に沿わせて低抵抗の金属導電膜からなる共通電極線121を設けているため、行方向及び列方向に配列する複数の画素の共通電極15の電位を実質的に等しくし、輝度むらの無い画像を表示することができる。また、信号線13に沿わせて形成された行配線部分121bに遮光部分121cを形成しているため、前記TFT5の半導体層を遮光することができる。したがって、対向する観察側の基板に遮光膜を形成する必要が無くなり、開口率を高くすることができる。   The liquid crystal display element of this embodiment is formed of a low resistance metal conductive film along the scanning line 12 and the signal line 13 in a portion corresponding to the region between the adjacent pixel electrodes 4 and 4 of the common electrode 15. Since the common electrode line 121 is provided, the potentials of the common electrodes 15 of a plurality of pixels arranged in the row direction and the column direction can be made substantially equal, and an image without uneven brightness can be displayed. Further, since the light shielding portion 121c is formed in the row wiring portion 121b formed along the signal line 13, the semiconductor layer of the TFT 5 can be shielded from light. Therefore, it is not necessary to form a light-shielding film on the opposing observation-side substrate, and the aperture ratio can be increased.

(第4の実施形態)
図10及び図11は、この発明の第4の実施例を示しており、図10は液晶表示素子の一部分の平面図、図11は図10のXI−XI線に沿う断面図である。
(Fourth embodiment)
10 and 11 show a fourth embodiment of the present invention. FIG. 10 is a plan view of a part of the liquid crystal display element, and FIG. 11 is a cross-sectional view taken along line XI-XI in FIG.

この実施例の液晶表示素子は、低抵抗の金属導電膜からなる共通電極線221を、前記信号線13を挟んで隣合う画素電極4,4間の領域と、前記走査線12を挟んで隣合う画素電極4,4間の領域の両方に対応させて格子状に、且つTFT5に対応する領域を除いて形成し、対向する基板の前記TFT5に対向する領域に遮光膜217を形成したものであり、他の構成は上述した第3の実施例と同じである。したがって、上述した第3の実施例と同一の部材には、同一の符号を付し、その説明を省略する。   In the liquid crystal display element of this embodiment, a common electrode line 221 made of a low-resistance metal conductive film is adjacent to a region between adjacent pixel electrodes 4 and 4 with the signal line 13 in between, and adjacent to the scanning line 12 in between. A light-shielding film 217 is formed in a region corresponding to both the regions between the matching pixel electrodes 4 and 4 in a grid pattern and excluding the region corresponding to the TFT 5, and a light-shielding film 217 is formed in the region facing the TFT 5 on the opposite substrate. In other respects, the configuration is the same as that of the third embodiment described above. Therefore, the same members as those in the third embodiment described above are denoted by the same reference numerals, and the description thereof is omitted.

この液晶表示素子は、低抵抗の金属導電膜からなる共通電極線221が、前記層間絶縁膜14の上に、前記走査線12を挟んで隣合う画素電極4,4間の領域と、前記信号線13を挟んで隣合う画素電極4,4間の領域の両方にそれぞれ対応させて、前記信号線13と重なる位置に前記信号線13と平行に延出する列配線部分221aと、前記走査線12と重なる位置に前記走査線12と平行に延出する行配線部分221bとが互いに接続された形状に形成されている。すなわち、この共通電極線221は、前記列配線部分221aと前記行配線部分221bとにより、前記画素電極4の外側の四方を取り囲む格子状に形成されている。そして、前記共通電極線221の走査線12と平行に形成された行配線部分221bには、TFT5に対応する領域に幅広部221cが形成され、この幅広部221cの前記TFT5に対応する部分に開口221dが形成されている。   In this liquid crystal display element, a common electrode line 221 made of a low-resistance metal conductive film has a region between adjacent pixel electrodes 4 and 4 on the interlayer insulating film 14 with the scanning line 12 interposed therebetween, and the signal. A column wiring portion 221a extending in parallel with the signal line 13 at a position overlapping the signal line 13 so as to correspond to both of the regions between adjacent pixel electrodes 4 and 4 across the line 13, and the scanning line A row wiring portion 221 b extending in parallel with the scanning line 12 is formed in a shape connected to each other at a position overlapping with the scanning line 12. That is, the common electrode line 221 is formed in a lattice shape surrounding the outer four sides of the pixel electrode 4 by the column wiring portion 221a and the row wiring portion 221b. In the row wiring portion 221b formed in parallel with the scanning line 12 of the common electrode line 221, a wide portion 221c is formed in a region corresponding to the TFT 5, and an opening is formed in a portion corresponding to the TFT 5 in the wide portion 221c. 221d is formed.

透明導電膜は、前記層間絶縁膜14の上と、前記行配線部分221bの開口221dを除いた前記共通電極線221の上に重ねて形成されている。したがって、透明導電膜と金属導電膜とからなる前記共通電極15は、TFT5の上以外の領域に形成されている。   The transparent conductive film is formed over the interlayer insulating film 14 and over the common electrode line 221 excluding the opening 221d of the row wiring portion 221b. Therefore, the common electrode 15 made of the transparent conductive film and the metal conductive film is formed in a region other than the region above the TFT 5.

そして、観察側の基板1の、前記観察側とは反対側の基板2に対向する内面には、前記TFTに対応する領域に遮光膜217が設けられている。   A light shielding film 217 is provided in a region corresponding to the TFT on the inner surface of the observation-side substrate 1 facing the substrate 2 on the opposite side to the observation side.

このように、この液晶表示素子では、前記共通電極15が、前記画素電極4より前記液晶層3側に、絶縁膜14を介して前記画素電極4に対応させて形成され、各画素に対応する領域に間隔をおいて互いに平行に並ぶ複数の縁部が形成された透明導電膜と、隣接する画素の間で行方向に延出する走査線12、及び列方向に延出する信号線13の両方に沿って、これらの走査線12と信号線13を覆い、且つ前記薄膜トランジスタ5に対応する領域を除いた部分に形成された金属導電膜とから構成されている。そして、TFT5に対応する領域には遮光膜217が配置されているのである。   Thus, in this liquid crystal display element, the common electrode 15 is formed on the liquid crystal layer 3 side from the pixel electrode 4 so as to correspond to the pixel electrode 4 via the insulating film 14 and corresponds to each pixel. A transparent conductive film in which a plurality of edges are arranged in parallel with each other at an interval, a scanning line 12 extending in a row direction between adjacent pixels, and a signal line 13 extending in a column direction Along the both lines, a metal conductive film is formed on the scanning line 12 and the signal line 13 and formed in a portion excluding the region corresponding to the thin film transistor 5. A light shielding film 217 is disposed in a region corresponding to the TFT 5.

この実施例の液晶表示素子は、前記共通電極15の隣接する画素電極4,4間の領域に対応する部分に、前記走査線12及び信号線13に沿わせて低抵抗の金属導電膜からなる共通電極線221を設けているため、行方向及び列方向に配列する複数の画素の共通電極15の電位を実質的に等しくし、輝度むらの無い画像を表示することができる。そして、透明導電膜と金属導電膜とからなる前記共通電極15は、TFT5の上以外の領域に形成されているので、前記共通電極15と前記TFT5との間に形成される浮遊容量を小さくすることができ、液晶表示素子のドライバにかかる負荷を少なくすることができる。また、他方の基板(観察側基板)1には、前記TFT5のみを遮光する遮光膜217を形成するだけで足りるため、各画素の開口率を高くすることができる。   The liquid crystal display element of this embodiment is formed of a low resistance metal conductive film along the scanning line 12 and the signal line 13 in a portion corresponding to the region between the adjacent pixel electrodes 4 and 4 of the common electrode 15. Since the common electrode line 221 is provided, the potential of the common electrode 15 of a plurality of pixels arranged in the row direction and the column direction can be made substantially equal, and an image without unevenness in luminance can be displayed. Further, since the common electrode 15 made of a transparent conductive film and a metal conductive film is formed in a region other than the TFT 5, the stray capacitance formed between the common electrode 15 and the TFT 5 is reduced. And the load on the driver of the liquid crystal display element can be reduced. Further, since it is only necessary to form the light shielding film 217 that shields only the TFT 5 on the other substrate (observation side substrate) 1, the aperture ratio of each pixel can be increased.

(第5の実施形態)
上述した第1乃至第4の実施例の液晶表示素子は、共通電極15に、信号線13と平行なスリット16を設けたものであるが、画素電極4との間に液晶分子の配向方位を基板1,2面と実質的に平行な面内において制御する電界を生成する共通電極は、前記信号線13に対して斜めに傾斜させたスリットを設けたものでもよい。
(Fifth embodiment)
In the liquid crystal display elements of the first to fourth embodiments described above, the common electrode 15 is provided with the slit 16 parallel to the signal line 13, but the orientation direction of the liquid crystal molecules is set between the pixel electrode 4. The common electrode for generating an electric field to be controlled in a plane substantially parallel to the surfaces of the substrates 1 and 2 may be provided with a slit inclined obliquely with respect to the signal line 13.

図12は、この発明の第5の実施例を示す液晶表示素子の一部分の平面図であり、この図では、一方の基板(観察側とは反対側の基板)2の内面に設けられたTFT5と走査線12及び信号線13を省略している。この第5の実施例は、上述した第3の実施例と比べて、前記共通電極の形状のみが異なっており、その他の構成は同一であるから、同一の部材には同一の符号を付し、その説明を省略する。   FIG. 12 is a plan view of a part of a liquid crystal display device showing a fifth embodiment of the present invention. In this figure, a TFT 5 provided on the inner surface of one substrate (substrate opposite to the observation side) 2 is shown. The scanning line 12 and the signal line 13 are omitted. Since the fifth embodiment is different from the third embodiment described above only in the shape of the common electrode and the other configurations are the same, the same members are denoted by the same reference numerals. The description is omitted.

この実施例の液晶表示素子は、共通電極115に、信号線13に対して斜めに傾斜させたスリット116を設けたものであり、この共通電極115は、前記複数の画素電極4とTFT5と走査線12及び信号線13を覆う絶縁層絶縁層(TFT5のゲート電極6及び走査線12を覆うゲート絶縁膜7と、画素電極4とTFT5と信号線13を覆う層間絶縁膜14との積層膜)上の実質的に全面に形成され、前記画素電極4に対応する領域に、前記画素電極4との間に前記液晶分子の配向方位を制御する電界を生成するための、間隔をおいて互いに平行に並び、且つ前記一方の基板2面に形成された配向膜20の配向処理方向20aに対して直交及び平行以外の斜めに交差する〈 形状に屈曲した複数の縁部115dを形成する複数のスリット116が設けられた透明導電膜からなっている。   In the liquid crystal display element of this embodiment, the common electrode 115 is provided with slits 116 that are inclined with respect to the signal line 13. The common electrode 115 is scanned with the plurality of pixel electrodes 4 and the TFTs 5. Insulating layer insulating layer covering line 12 and signal line 13 (stacked film of gate insulating film 7 covering gate electrode 6 and scanning line 12 of TFT 5 and interlayer insulating film 14 covering pixel electrode 4, TFT 5 and signal line 13) The electrode is formed substantially over the entire surface, and is parallel to each other at an interval for generating an electric field for controlling the orientation direction of the liquid crystal molecules between the pixel electrode 4 in a region corresponding to the pixel electrode 4. And a plurality of slits forming a plurality of edge portions 115d bent into a shape. 1 16 is formed of a transparent conductive film provided with 16.

すなわち、この液晶表示素子は、共通電極115の複数の画素電極4に対応する領域にそれぞれ、〈 形状に屈曲した複数のスリット16を設けることにより、間隔をおいて平行に並ぶ複数の部分電極115aを形成し、これらの部分電極115aによって、前記一方の基板2の内面の配向膜20の配向処理方向20aに対して斜めに交差する〈 形状に屈曲した縁部115dを形成したものである。   That is, in this liquid crystal display element, a plurality of partial electrodes 115a arranged in parallel at intervals are provided by providing a plurality of slits 16 bent in a <shape in regions corresponding to the plurality of pixel electrodes 4 of the common electrode 115, respectively. These partial electrodes 115a form edge portions 115d that are bent into a shape that obliquely intersects the alignment treatment direction 20a of the alignment film 20 on the inner surface of the one substrate 2.

この構成によれば、一対の基板1,2の内面の配向膜19,20の配向処理方向に分子長軸を揃えて配向した初期配向状態の液晶分子に対して、画素電極4と共通電極115の間に電圧が印加されたときに、前記初期配向状態での分子長軸に対して斜めに交差する方向の電界が印加されるので、液晶分子の挙動方向を揃えることができ、各画素内における液晶分子の配向が乱れるのを防止することができる。   According to this configuration, the pixel electrode 4 and the common electrode 115 are applied to the liquid crystal molecules in the initial alignment state in which the molecular major axes are aligned in the alignment treatment direction of the alignment films 19 and 20 on the inner surfaces of the pair of substrates 1 and 2. When a voltage is applied between the liquid crystal molecules, an electric field in a direction obliquely intersecting with the molecular long axis in the initial alignment state is applied. It is possible to prevent the alignment of the liquid crystal molecules in the liquid crystal from being disturbed.

なお、この実施例における共通電極115の形状は、前述した第1乃至第4の実施例のいずれにも適用することができる。   The shape of the common electrode 115 in this embodiment can be applied to any of the first to fourth embodiments described above.

(第6の実施形態)
上述した第1乃至第5の実施例では、前記複数の画素電極4を、予め定めた画素領域の全域に対応する実質的に矩形形状に形成しているが、前記画素電極4は、前記共通電極15の複数の部分電極15a,15a間に対応する櫛形形状に形成してもよい。
(Sixth embodiment)
In the first to fifth embodiments described above, the plurality of pixel electrodes 4 are formed in a substantially rectangular shape corresponding to the entire area of a predetermined pixel region. The electrode 15 may be formed in a comb shape corresponding to a portion between the plurality of partial electrodes 15a and 15a.

図13は、この発明の第6の実施例を示す液晶表示素子の一部分の断面図である。この第5の実施例は、上述した第3の実施例と比べて、前記画素電極の形状のみが異なっており、その他の構成は同一であるから、同一の部材には同一の符号を付し、その説明を省略する。   FIG. 13 is a cross-sectional view of a part of a liquid crystal display device showing a sixth embodiment of the present invention. The fifth embodiment is different from the third embodiment described above only in the shape of the pixel electrode, and the other configurations are the same. Therefore, the same members are denoted by the same reference numerals. The description is omitted.

この実施例の液晶表示素子は、画素電極104を、共通電極15の前記画素電極104に対応する領域に設けられた複数のスリット16にそれぞれ対応した形状の複数の部分電極(以下、画素部分電極という)104aを有する櫛形形状に形成したものであり、前記複数の画素部分電極104aは、前記画素電極104に、前記共通電極15の複数の部分電極(以下、共通部分電極という)15aにそれぞれ対応した形状の複数のスリット104bを設けることにより形成されている。   In the liquid crystal display element of this embodiment, the pixel electrode 104 is formed of a plurality of partial electrodes (hereinafter referred to as pixel partial electrodes) each having a shape corresponding to a plurality of slits 16 provided in a region corresponding to the pixel electrode 104 of the common electrode 15. The plurality of pixel partial electrodes 104a correspond to the pixel electrode 104 and a plurality of partial electrodes (hereinafter referred to as a common partial electrode) 15a of the common electrode 15, respectively. It is formed by providing a plurality of slits 104b having the shape described above.

この実施例において、前記画素電極104の複数の画素部分電極104aは、その両側縁が、前記共通電極15の前記画素部分電極104aを挟んで隣合う共通部分電極15a,15aの縁部にそれぞれ対向する幅に形成するのが望ましい。   In this embodiment, the plurality of pixel partial electrodes 104a of the pixel electrode 104 are opposed to the edges of the common partial electrodes 15a and 15a adjacent to each other on both sides of the pixel partial electrode 104a of the common electrode 15. It is desirable to form in the width to be.

なお、この画素電極104の形状は、前述した第1乃至第5実施例のいずれにも適用することができる。   The shape of the pixel electrode 104 can be applied to any of the first to fifth embodiments described above.

この実施例の液晶表示素子によれば、前記画素電極104の前記共通電極15と重なる部分の面積が減少するから、前記画素電極104と前記共通電極15の間に発生する浮遊容量が小さくなり、液晶表示素子のドライバにかかる負荷を小さくすることができる。   According to the liquid crystal display element of this embodiment, since the area of the pixel electrode 104 overlapping the common electrode 15 is reduced, the stray capacitance generated between the pixel electrode 104 and the common electrode 15 is reduced. The load applied to the driver of the liquid crystal display element can be reduced.

この発明の第1の実施例を示す液晶表示素子の一部分の平面図。1 is a plan view of a part of a liquid crystal display device showing a first embodiment of the present invention; 図1のII−II線に沿う断面図。Sectional drawing which follows the II-II line | wire of FIG. 図1のIII−III線に沿う断面図。Sectional drawing which follows the III-III line of FIG. 図1のIV−IV線に沿う断面図。Sectional drawing which follows the IV-IV line of FIG. この発明の第2の実施例を示す液晶表示素子の一部分の平面図。The top view of a part of liquid crystal display element which shows the 2nd Example of this invention. 図5のVI−VI線に沿う断面図。Sectional drawing which follows the VI-VI line of FIG. この発明の第3の実施例を示す液晶表示素子の一部分の平面図。The top view of a part of liquid crystal display element which shows the 3rd Example of this invention. 図7のVIII−VIII線に沿う断面図。Sectional drawing which follows the VIII-VIII line of FIG. 図7のIX−IX線に沿う断面図。Sectional drawing which follows the IX-IX line of FIG. この発明の第4の実施例を示す液晶表示素子の一部分の平面図。The top view of a part of liquid crystal display element which shows the 4th Example of this invention. 図1のXI−XI線に沿う断面図。Sectional drawing which follows the XI-XI line of FIG. この発明の第5の実施例を示す液晶表示素子の一部分の平面図。The top view of a part of liquid crystal display element which shows the 5th Example of this invention. この発明の第6の実施例を示す液晶表示素子の一部分の断面図。Sectional drawing of the part of liquid crystal display element which shows 6th Example of this invention.

符号の説明Explanation of symbols

1,2…基板、3…液晶層、4,104…画素電極、5…TFT、6…ゲート電極、7…ゲート絶縁膜、8…i型半導体膜、9…n型半導体膜、10…ソース電極、11…ドレイン電極、12…走査線、13…信号線、14…層間絶縁膜、15,115…共通電極、15a,115a…部分電極、16,116…スリット、17…遮光膜、18R,18G,18B…カラーフィルタ、19,20…配向膜、21,121,221…共通電極線。   DESCRIPTION OF SYMBOLS 1,2 ... Substrate, 3 ... Liquid crystal layer, 4,104 ... Pixel electrode, 5 ... TFT, 6 ... Gate electrode, 7 ... Gate insulating film, 8 ... i-type semiconductor film, 9 ... n-type semiconductor film, 10 ... Source Electrode, 11 ... Drain electrode, 12 ... Scanning line, 13 ... Signal line, 14 ... Interlayer insulating film, 15, 115 ... Common electrode, 15a, 115a ... Partial electrode, 16, 116 ... Slit, 17 ... Light shielding film, 18R, 18G, 18B... Color filter, 19, 20... Orientation film, 21, 121, 221.

Claims (20)

予め定めた間隙を設けて、互いに対向配置された一対の基板と、
前記一対の基板の間の間隙に封入され、液晶分子がその分子長軸を予め定めた一方の方向に揃えて前記基板面と実質的に平行に配列した液晶層と、
前記一対の基板のうちの一方の基板の、他方の基板と対向する内面に、行方向及び列方向に複数配列され、それぞれ表示データに対応する表示信号が供給される複数の薄膜トランジスタと、
前記一方の基板の内面に、前記薄膜トランジスタと接続して形成され、前記表示信号が前記薄膜トランジスタから供給される画素電極と、
前記一方の基板の内面の、前記画素電極より前記液晶層側に、絶縁膜を介して前記画素電極に対応させて形成され、前記画素電極との間に前記液晶分子の配向方位を前記基板面と実質的に平行な面内において制御する電界を生成する共通電極と、
を備えることを特徴とする液晶表示素子。
A pair of substrates disposed opposite each other with a predetermined gap;
A liquid crystal layer sealed in a gap between the pair of substrates, wherein the liquid crystal molecules are aligned substantially parallel to the substrate surface with their molecular long axes aligned in one predetermined direction;
A plurality of thin film transistors arranged in a row direction and a column direction on an inner surface of one of the pair of substrates facing the other substrate, to which display signals corresponding to display data are respectively supplied;
A pixel electrode formed on the inner surface of the one substrate connected to the thin film transistor, and the display signal is supplied from the thin film transistor;
The inner surface of the one substrate is formed closer to the liquid crystal layer than the pixel electrode, with an insulating film interposed between the pixel electrode and the orientation direction of the liquid crystal molecules between the pixel electrode and the substrate surface. A common electrode that generates an electric field to be controlled in a plane substantially parallel to the
A liquid crystal display element comprising:
前記共通電極は、前記画素電極と少なくとも一部が重なって積層され、前記画素電極に対応する領域ごとにそれぞれの画素を定義するための少なくとも1つの縁部が形成されていることを特徴とする請求項1に記載の液晶表示素子。   The common electrode is stacked at least partially overlapping the pixel electrode, and at least one edge for defining each pixel is formed for each region corresponding to the pixel electrode. The liquid crystal display element according to claim 1. 前記共通電極は、前記画素電極との間に、前記基板内面と実質的に平行な方向の電界を発生させるための、前記画素電極に対応する領域ごとにそれぞれの画素を定義する縁部と、前記画素領域の内側に配列された複数の縁部とが形成されていることを特徴とする請求項1に記載の液晶表示素子。   The common electrode is configured to generate an electric field in a direction substantially parallel to the inner surface of the substrate between the common electrode and an edge defining each pixel for each region corresponding to the pixel electrode; The liquid crystal display element according to claim 1, wherein a plurality of edges arranged inside the pixel region are formed. 前記一方の基板の内面に、各画素電極の行の間にその行方向に沿わせてそれぞれ配列され、各行の前記薄膜トランジスタに走査信号を供給する複数の走査線と、各画素電極の列の間に、その列方向に沿わせてそれぞれ配列され、各列の前記薄膜トランジスタに表示信号を供給する複数の信号線とがさらに設けられ、
前記共通電極は、前記複数の画素電極と薄膜トランジスタと走査線及び信号線を覆う絶縁層の上に、前記走査線を挟んで隣合う画素電極間の領域と、前記信号線を挟んで隣合う画素電極間の領域の少なくとも一方を覆う領域によって、前記画素電極行方向及び画素電極列方向の少なくとも一方に延出した連続した形状に形成され、前記画素電極に対応する部分に、間隔をおいて互いに平行に並ぶ複数の部分電極が形成され、前記各部分電極の縁部と前記画素電極との間に、前記液晶分子の配向方位を制御する電界を生成することを特徴とする請求項1に記載の液晶表示素子。
A plurality of scanning lines arranged on the inner surface of the one substrate along the row direction between the rows of the pixel electrodes and supplying scanning signals to the thin film transistors in the rows, and between the columns of the pixel electrodes And a plurality of signal lines that are arranged along the column direction and supply display signals to the thin film transistors in each column,
The common electrode is formed on an insulating layer covering the plurality of pixel electrodes, the thin film transistor, the scanning line, and the signal line, a region between adjacent pixel electrodes with the scanning line interposed therebetween, and an adjacent pixel with the signal line interposed therebetween. A region covering at least one of the regions between the electrodes is formed in a continuous shape extending in at least one of the pixel electrode row direction and the pixel electrode column direction, and portions corresponding to the pixel electrodes are spaced apart from each other. The plurality of partial electrodes arranged in parallel are formed, and an electric field for controlling the orientation direction of the liquid crystal molecules is generated between an edge portion of each partial electrode and the pixel electrode. Liquid crystal display element.
前記一方の基板の、前記画素電極と前記共通電極の間に介在する前記絶縁膜は、前記画素電極、前記薄膜トランジスタ、及びそのトランジスタに接続された配線を覆って形成され、前記一方の基板内面を平坦な面とするための平坦化膜であることを特徴とする請求項1に記載の液晶表示素子。   The insulating film interposed between the pixel electrode and the common electrode of the one substrate is formed to cover the pixel electrode, the thin film transistor, and a wiring connected to the transistor, and the inner surface of the one substrate is formed. The liquid crystal display element according to claim 1, wherein the liquid crystal display element is a flattening film for forming a flat surface. 前記一方の基板の内面に、各画素電極の行の間にその行方向に沿わせてそれぞれ配列され、各行の前記薄膜トランジスタに走査信号を供給する複数の走査線と、各画素電極の列の間に、その列方向に沿わせてそれぞれ配列され、各列の前記薄膜トランジスタに表示信号を供給する複数の信号線とがさらに設けられ、
前記共通電極は、複数の画素電極と薄膜トランジスタと走査線及び信号線を覆う絶縁層の上に、前記走査線を挟んで隣合う画素電極間の領域と、前記信号線を挟んで隣合う画素電極間の領域の両方を覆うように形成され、前記画素電極に対応する領域に、間隔をおいて互いに平行に並ぶ複数の縁部が形成され、この縁部と前記画素電極との間に、前記液晶分子の配向方位を制御する電界を生成することを特徴とする請求項1に記載の液晶表示素子。
A plurality of scanning lines arranged on the inner surface of the one substrate along the row direction between the rows of the pixel electrodes and supplying scanning signals to the thin film transistors in the rows, and between the columns of the pixel electrodes And a plurality of signal lines that are arranged along the column direction and supply display signals to the thin film transistors in each column,
The common electrode includes a plurality of pixel electrodes, a thin film transistor, an insulating layer that covers the scanning line and the signal line, an area between adjacent pixel electrodes with the scanning line interposed therebetween, and an adjacent pixel electrode with the signal line interposed therebetween. A plurality of edges are formed in a region corresponding to the pixel electrode, and are arranged in parallel with each other at intervals, and between the edge and the pixel electrode, The liquid crystal display element according to claim 1, wherein an electric field for controlling the orientation direction of the liquid crystal molecules is generated.
前記共通電極は、一方の基板の絶縁膜上に、各画素に対応する領域に間隔をおいて互いに平行に並ぶ複数の縁部が形成された透明導電膜と、隣接する画素の間で行方向に延出する走査線、及び列方向に延出する信号線のいずれか一方に沿って形成された金属導電膜とからなることを特徴とする請求項6に記載の液晶表示素子。   The common electrode is formed in a row direction between an adjacent pixel and a transparent conductive film in which a plurality of edges aligned in parallel with each other at an interval corresponding to each pixel are formed on an insulating film of one substrate. The liquid crystal display element according to claim 6, further comprising a metal conductive film formed along one of a scanning line extending in a row and a signal line extending in a column direction. 前記共通電極は、一方の基板の絶縁膜上に、各画素に対応する領域に間隔をおいて互いに平行に並ぶ複数の縁部が形成された透明導電膜と、隣接する画素の間で行方向に延出する走査線、及び列方向に延出する信号線のうち、少なくとも走査線に沿い、且つ前記走査線及び薄膜トランジスタを覆って形成された金属導電膜とからなることを特徴とする請求項6に記載の液晶表示素子。   The common electrode is formed in a row direction between an adjacent pixel and a transparent conductive film in which a plurality of edges aligned in parallel with each other at an interval corresponding to each pixel are formed on an insulating film of one substrate. And a signal line extending in the column direction and at least along the scan line and covering the scan line and the thin film transistor. 7. A liquid crystal display device according to 6. 前記共通電極は、一方の基板の絶縁膜上に、各画素に対応する領域に間隔をおいて互いに平行に並ぶ複数の縁部が形成された透明導電膜と、隣接する画素の間で行方向に延出する走査線、及び列方向に延出する信号線のうち、少なくとも走査線に沿って、この走査線を覆い、且つ前記薄膜トランジスタに対応する領域を除いた部分に形成された金属導電膜とからなることを特徴とする請求項6に記載の液晶表示素子。   The common electrode is formed in a row direction between an adjacent pixel and a transparent conductive film in which a plurality of edges aligned in parallel with each other at an interval corresponding to each pixel are formed on an insulating film of one substrate. The metal conductive film formed on the scanning line extending in the column direction and the signal line extending in the column direction at least along the scanning line and covering the scanning line and excluding the region corresponding to the thin film transistor The liquid crystal display element according to claim 6, comprising: 前記一対の基板のうちの他方の基板の内面の、前記一方の基板に形成された薄膜トランジスタに対応する領域に形成された遮光膜をさらに備えることを特徴とする請求項9に記載の液晶表示素子。   The liquid crystal display element according to claim 9, further comprising a light shielding film formed in a region corresponding to a thin film transistor formed on the inner surface of the other substrate of the pair of substrates. . 前記共通電極は、一方の基板の絶縁膜上に、各画素に対応する領域に間隔をおいて互いに平行に並ぶ複数の縁部が形成された透明導電膜と、隣接する画素の間で行方向に延出する走査線、及び列方向に延出する信号線の両方に沿って形成された金属導電膜とからなることを特徴とする請求項6に記載の液晶表示素子。   The common electrode is formed in a row direction between an adjacent pixel and a transparent conductive film in which a plurality of edges aligned in parallel with each other at an interval corresponding to each pixel are formed on an insulating film of one substrate. The liquid crystal display element according to claim 6, comprising: a metal conductive film formed along both a scanning line extending in a row and a signal line extending in a column direction. 前記共通電極は、複数の画素電極と薄膜トランジスタと走査線及び信号線を覆う絶縁層上の実質的に全面に形成され、前記画素電極に対応する領域に、前記画素電極との間に前記液晶分子の配向方位を制御する電界を生成するための、間隔をおいて互いに平行に並ぶ複数の縁部を形成するスリットが設けられていることを特徴とする請求項1に記載の液晶表示素子。   The common electrode is formed on substantially the entire surface of an insulating layer covering a plurality of pixel electrodes, thin film transistors, scanning lines, and signal lines, and the liquid crystal molecules are disposed between the pixel electrodes in a region corresponding to the pixel electrodes. The liquid crystal display element according to claim 1, further comprising: slits for forming a plurality of edges arranged parallel to each other at intervals to generate an electric field for controlling the orientation direction of the liquid crystal. 前記共通電極に形成されたスリットは、一方の基板面に形成された配向膜により配向された液晶分子の長軸の方向に対して直交及び平行以外の斜めに交差する縁部を形成するように、前記配向膜の配向処理の方向に対して斜めに交差する方向に向けて形成されていることを特徴とする請求項12に記載の液晶表示素子。   The slit formed in the common electrode forms an edge that intersects obliquely other than perpendicular and parallel to the direction of the long axis of the liquid crystal molecules aligned by the alignment film formed on one substrate surface. The liquid crystal display element according to claim 12, wherein the liquid crystal display element is formed in a direction obliquely intersecting with a direction of alignment treatment of the alignment film. 前記共通電極に形成されたスリットは、一方の基板面に形成された配向膜の配向処理方向に対して直交及び平行以外の斜めに交差する縁部を形成するように、屈曲させた形状に形成されていることを特徴とする請求項12に記載の液晶表示素子。   The slit formed in the common electrode is formed in a bent shape so as to form an edge that intersects obliquely other than perpendicular and parallel to the alignment treatment direction of the alignment film formed on one substrate surface. The liquid crystal display element according to claim 12, wherein the liquid crystal display element is a liquid crystal display element. 前記一方の基板に形成された画素電極は、前記画素に対応する領域の前記共通電極に形成されたスリットに対応した形状をもち、前記共通電極のスリットと重なる領域に開口部を形成した透明導電膜からなることを特徴とする請求項12に記載の液晶表示素子。   The pixel electrode formed on the one substrate has a shape corresponding to a slit formed in the common electrode in a region corresponding to the pixel, and a transparent conductive film having an opening in a region overlapping the slit of the common electrode. The liquid crystal display element according to claim 12, comprising a film. 前記一方の基板に形成された画素電極は、前記画素に対応する面積をもった実質的に矩形形状の1つの透明導電膜からなることを特徴とする請求項1に記載の液晶表示素子。   2. The liquid crystal display element according to claim 1, wherein the pixel electrode formed on the one substrate is made of one transparent conductive film having a substantially rectangular shape having an area corresponding to the pixel. 予め定めた間隙を設けて、互いに対向配置された一対の基板と、
前記一対の基板の間の間隙に封入され、液晶分子がその分子長軸を予め定めた一方の方向に揃えて前記基板面と実質的に平行に配列した液晶層と、
前記一対の基板のうちの一方の基板の、他方の基板と対向する内面に、行方向及び列方向に配列され、それぞれ表示データに対応する表示信号が供給される薄膜トランジスタと、
前記一方の基板の内面に、前記薄膜トランジスタと接続して形成され、前記表示信号が前記薄膜トランジスタから供給される画素電極と、
前記一方の基板の内面に、各画素電極の行の間に、その行方向に沿わせてそれぞれ配列され、各行の前記薄膜トランジスタに走査信号を供給する複数の走査線と、各画素電極の列の間に、その列方向に沿わせてそれぞれ配列され、各列の前記薄膜トランジスタに表示信号を供給する複数の信号線と、
前記一方の基板の内面の、前記画素電極より前記液晶層側に、絶縁膜を介して前記画素電極に対応させて形成され、各画素に対応する領域に間隔をおいて互いに平行に並ぶ複数の縁部が形成された透明導電膜と、隣接する画素の間で行方向に延出する走査線、及び列方向に延出する信号線のうち、少なくとも走査線に沿い、且つ前記走査線及び薄膜トランジスタを覆って形成された金属導電膜とからなり、前記画素電極との間に前記液晶分子の配向方位を前記基板面と実質的に平行な面内において制御する電界を生成する共通電極と、
を備えることを特徴とする液晶表示素子。
A pair of substrates disposed opposite each other with a predetermined gap;
A liquid crystal layer sealed in a gap between the pair of substrates, wherein the liquid crystal molecules are aligned substantially parallel to the substrate surface with their molecular long axes aligned in one predetermined direction;
Thin film transistors that are arranged in a row direction and a column direction on the inner surface of one of the pair of substrates facing the other substrate, and to which display signals corresponding to display data are respectively supplied;
A pixel electrode formed on the inner surface of the one substrate connected to the thin film transistor, and the display signal is supplied from the thin film transistor;
A plurality of scanning lines arranged on the inner surface of the one substrate between the row of pixel electrodes along the row direction and supplying scanning signals to the thin film transistors in each row, and columns of the pixel electrodes In between, a plurality of signal lines that are arranged along the column direction and supply display signals to the thin film transistors in each column,
A plurality of inner surfaces of the one substrate are formed on the liquid crystal layer side of the pixel electrode so as to correspond to the pixel electrode through an insulating film, and are arranged in parallel to each other with an interval in a region corresponding to each pixel. Of the transparent conductive film in which the edge is formed, the scanning line extending in the row direction between adjacent pixels, and the signal line extending in the column direction, at least along the scanning line, and the scanning line and the thin film transistor A common electrode that generates an electric field for controlling the orientation direction of the liquid crystal molecules in a plane substantially parallel to the substrate surface between the pixel electrode and the metal conductive film formed to cover the pixel electrode;
A liquid crystal display element comprising:
前記共通電極は、複数の画素電極と薄膜トランジスタと走査線及び信号線を覆う絶縁層上の実質的に全面に形成され、前記画素電極に対応する領域に、前記画素電極との間に前記液晶分子の配向方位を制御する電界を生成するための、間隔をおいて互いに平行に並び、且つ一方の基板面に形成された配向膜の配向処理の方向に対して直交及び平行以外の斜めに交差する〈 形状に屈曲した複数の縁部を形成するスリットが設けられていることを特徴とする請求項17に記載の液晶表示素子。   The common electrode is formed on substantially the entire surface of an insulating layer covering a plurality of pixel electrodes, thin film transistors, scanning lines, and signal lines, and the liquid crystal molecules are disposed between the pixel electrodes in a region corresponding to the pixel electrodes. Are arranged in parallel to each other at an interval to generate an electric field for controlling the orientation direction of the substrate, and intersect at an angle other than perpendicular and parallel to the direction of the alignment treatment of the alignment film formed on one substrate surface <The liquid crystal display element of Claim 17 provided with the slit which forms the some edge part bent in the shape. 前記一方の基板に形成された画素電極は、前記画素に対応する面積をもった実質的に矩形形状の1つの透明導電膜からなることを特徴とする請求項1に記載の液晶表示素子。   2. The liquid crystal display element according to claim 1, wherein the pixel electrode formed on the one substrate is made of one transparent conductive film having a substantially rectangular shape having an area corresponding to the pixel. 予め定めた間隙を設けて、互いに対向配置された一対の基板と、
前記一対の基板の間の間隙に封入され、予め定めた一方の方向に液晶分子の分子長軸を揃えて基板面と実質的に平行に配列した液晶層と、
前記一対の基板のうちの一方の基板の、他方の基板と対向する内面に、行方向及び列方向に配列され、それぞれ表示データに対応する表示信号が供給される薄膜トランジスタと、
前記一方の基板の内面に、前記薄膜トランジスタと接続して形成され、前記表示信号が前記薄膜トランジスタから供給される画素電極と、
前記一方の基板の内面に、各画素電極の行の間に、その行方向に沿わせてそれぞれ配列され、各行の前記薄膜トランジスタに走査信号を供給する複数の走査線と、各画素電極の列の間に、その列方向に沿わせてそれぞれ配列され、各列の前記薄膜トランジスタに表示タ信号を供給する複数の信号線と、
前記一方の基板の内面の、前記画素電極より前記液晶層側に、絶縁膜を介して前記画素電極に対応させて形成され、各画素に対応する領域に間隔をおいて互いに平行に並ぶ複数の縁部が形成された透明導電膜と、隣接する画素の間で行方向に延出する走査線、及び列方向に延出する信号線の両方に沿って、これらの走査線と信号線を覆い、且つ前記薄膜トランジスタに対応する領域を除いた部分に形成された金属導電膜とからなり、前記画素電極との間に前記液晶分子の配向方位を前記基板面と実質的に平行な面内において制御する電界を生成する共通電極と、
前記一対の基板のうちの他方の基板の内面の、前記一方の基板に形成された薄膜トランジスタに対応する領域に形成された遮光膜と、
を備えることを特徴とする液晶表示素子。
A pair of substrates disposed opposite each other with a predetermined gap;
A liquid crystal layer enclosed in a gap between the pair of substrates and aligned in parallel with the substrate surface with the molecular long axes of the liquid crystal molecules aligned in one predetermined direction;
Thin film transistors that are arranged in a row direction and a column direction on the inner surface of one of the pair of substrates facing the other substrate, and to which display signals corresponding to display data are respectively supplied;
A pixel electrode formed on the inner surface of the one substrate connected to the thin film transistor, and the display signal is supplied from the thin film transistor;
A plurality of scanning lines arranged on the inner surface of the one substrate between the row of pixel electrodes along the row direction and supplying scanning signals to the thin film transistors in each row, and columns of the pixel electrodes In between, a plurality of signal lines that are arranged along the column direction and supply display signals to the thin film transistors in each column,
A plurality of inner surfaces of the one substrate are formed on the liquid crystal layer side of the pixel electrode so as to correspond to the pixel electrode through an insulating film, and are arranged in parallel to each other with an interval in a region corresponding to each pixel. The scan line and the signal line are covered along both the transparent conductive film in which the edge portion is formed, the scan line extending in the row direction between adjacent pixels, and the signal line extending in the column direction. And a metal conductive film formed in a portion excluding a region corresponding to the thin film transistor, and the orientation direction of the liquid crystal molecules is controlled in a plane substantially parallel to the substrate surface between the pixel electrode and the pixel electrode. A common electrode for generating an electric field,
A light shielding film formed in a region corresponding to a thin film transistor formed on the one substrate on the inner surface of the other substrate of the pair of substrates;
A liquid crystal display element comprising:
JP2006094929A 2006-01-31 2006-03-30 Liquid crystal display element Active JP4946135B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2006094929A JP4946135B2 (en) 2006-01-31 2006-03-30 Liquid crystal display element

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2006022438 2006-01-31
JP2006022438 2006-01-31
JP2006094929A JP4946135B2 (en) 2006-01-31 2006-03-30 Liquid crystal display element

Publications (2)

Publication Number Publication Date
JP2007233317A true JP2007233317A (en) 2007-09-13
JP4946135B2 JP4946135B2 (en) 2012-06-06

Family

ID=38553931

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006094929A Active JP4946135B2 (en) 2006-01-31 2006-03-30 Liquid crystal display element

Country Status (1)

Country Link
JP (1) JP4946135B2 (en)

Cited By (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008052161A (en) * 2006-08-28 2008-03-06 Epson Imaging Devices Corp Liquid crystal device and electronic apparatus
JP2008076800A (en) * 2006-09-22 2008-04-03 Epson Imaging Devices Corp Liquid crystal device and electronic apparatus
JP2009104108A (en) * 2007-10-01 2009-05-14 Epson Imaging Devices Corp Liquid crystal display device and electronic apparatus
JP2009128905A (en) * 2007-11-26 2009-06-11 Au Optronics Corp Liquid crystal display device
JP2009186870A (en) * 2008-02-08 2009-08-20 Epson Imaging Devices Corp Liquid crystal display panel
JP2009192932A (en) * 2008-02-15 2009-08-27 Mitsubishi Electric Corp Liquid crystal display device and method of manufacturing the same
JP2009223099A (en) * 2008-03-18 2009-10-01 Epson Imaging Devices Corp Liquid crystal display device and electronic apparatus
JP2010008758A (en) * 2008-06-27 2010-01-14 Epson Imaging Devices Corp Liquid crystal display panel
JP2010008999A (en) * 2008-06-25 2010-01-14 Lg Display Co Ltd Array substrate for fringe field switching mode liquid crystal display device and fringe field switching mode liquid crystal display device including the same
JP2010020007A (en) * 2008-07-09 2010-01-28 Toshiba Mobile Display Co Ltd Liquid crystal display device
JP2010072613A (en) * 2008-08-22 2010-04-02 Epson Imaging Devices Corp Liquid crystal display device
JP2010145862A (en) * 2008-12-19 2010-07-01 Toshiba Mobile Display Co Ltd Liquid crystal display device
JP2010191410A (en) * 2009-01-23 2010-09-02 Mitsubishi Electric Corp Thin-film transistor array substrate, method for manufacturing the same, and liquid crystal display device
JP2010210811A (en) * 2009-03-09 2010-09-24 Toshiba Mobile Display Co Ltd Liquid crystal display device
JP2010210675A (en) * 2009-03-06 2010-09-24 Toshiba Mobile Display Co Ltd Liquid crystal display device
US8174656B2 (en) 2008-10-28 2012-05-08 Casio Computer Co., Ltd. Liquid crystal display device
US8228478B2 (en) 2008-03-19 2012-07-24 Hitachi I Displays, Ltd. Liquid crystal display device
JP2012150437A (en) * 2011-01-18 2012-08-09 Boe Technology Group Co Ltd Array substrate for thin film transistor liquid crystal display and method for manufacturing the same
US8467022B2 (en) 2008-10-08 2013-06-18 Casio Computer Co., Ltd. Liquid crystal display device
JP2013254219A (en) * 2013-08-08 2013-12-19 Japan Display Inc Liquid crystal display panel
JP2014197238A (en) * 2014-07-22 2014-10-16 株式会社ジャパンディスプレイ Liquid crystal display panel
WO2018212084A1 (en) * 2017-05-18 2018-11-22 シャープ株式会社 Display device
US10338444B2 (en) 2015-06-19 2019-07-02 Boe Technology Group Co., Ltd. Array substrate with conductive black matrix, manufacturing method thereof and display device

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05127195A (en) * 1991-11-08 1993-05-25 Toshiba Corp Liquid crystal display device
JP2001174818A (en) * 1999-12-15 2001-06-29 Hitachi Ltd Liquid crystal display device
JP2002169179A (en) * 2000-12-01 2002-06-14 Hitachi Ltd Liquid crystal display
JP2002296615A (en) * 2001-01-29 2002-10-09 Hitachi Ltd Liquid crystal display device
JP2003233083A (en) * 2001-12-26 2003-08-22 Boe-Hydis Technology Co Ltd Fringe field switching liquid crystal display device and its manufacturing method

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05127195A (en) * 1991-11-08 1993-05-25 Toshiba Corp Liquid crystal display device
JP2001174818A (en) * 1999-12-15 2001-06-29 Hitachi Ltd Liquid crystal display device
JP2002169179A (en) * 2000-12-01 2002-06-14 Hitachi Ltd Liquid crystal display
JP2002296615A (en) * 2001-01-29 2002-10-09 Hitachi Ltd Liquid crystal display device
JP2003233083A (en) * 2001-12-26 2003-08-22 Boe-Hydis Technology Co Ltd Fringe field switching liquid crystal display device and its manufacturing method

Cited By (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008052161A (en) * 2006-08-28 2008-03-06 Epson Imaging Devices Corp Liquid crystal device and electronic apparatus
JP2008076800A (en) * 2006-09-22 2008-04-03 Epson Imaging Devices Corp Liquid crystal device and electronic apparatus
JP2009104108A (en) * 2007-10-01 2009-05-14 Epson Imaging Devices Corp Liquid crystal display device and electronic apparatus
JP2009128905A (en) * 2007-11-26 2009-06-11 Au Optronics Corp Liquid crystal display device
JP2009186870A (en) * 2008-02-08 2009-08-20 Epson Imaging Devices Corp Liquid crystal display panel
JP2009192932A (en) * 2008-02-15 2009-08-27 Mitsubishi Electric Corp Liquid crystal display device and method of manufacturing the same
US8319928B2 (en) 2008-02-15 2012-11-27 Mitsubishi Electric Corporation Liquid crystal display device and method of manufacturing the same
JP2009223099A (en) * 2008-03-18 2009-10-01 Epson Imaging Devices Corp Liquid crystal display device and electronic apparatus
US8743330B2 (en) 2008-03-19 2014-06-03 Japan Display Inc. Liquid crystal display device
US8228478B2 (en) 2008-03-19 2012-07-24 Hitachi I Displays, Ltd. Liquid crystal display device
JP2010008999A (en) * 2008-06-25 2010-01-14 Lg Display Co Ltd Array substrate for fringe field switching mode liquid crystal display device and fringe field switching mode liquid crystal display device including the same
US8373833B2 (en) 2008-06-25 2013-02-12 Lg Display Co., Ltd. Array substrate for fringe field switching mode liquid crystal display device and fringe field switching mode liquid crystal display device including the same
US8154696B2 (en) 2008-06-25 2012-04-10 Lg Display Co., Ltd. Array substrate for fringe field switching mode liquid crystal display device and fringe field switching mode liquid crystal display device including the same
JP2010008758A (en) * 2008-06-27 2010-01-14 Epson Imaging Devices Corp Liquid crystal display panel
TWI420209B (en) * 2008-07-09 2013-12-21 Japan Display Inc Liquid crystal display device
JP2010020007A (en) * 2008-07-09 2010-01-28 Toshiba Mobile Display Co Ltd Liquid crystal display device
JP2010072613A (en) * 2008-08-22 2010-04-02 Epson Imaging Devices Corp Liquid crystal display device
US8467022B2 (en) 2008-10-08 2013-06-18 Casio Computer Co., Ltd. Liquid crystal display device
US8174656B2 (en) 2008-10-28 2012-05-08 Casio Computer Co., Ltd. Liquid crystal display device
JP2010145862A (en) * 2008-12-19 2010-07-01 Toshiba Mobile Display Co Ltd Liquid crystal display device
JP2010191410A (en) * 2009-01-23 2010-09-02 Mitsubishi Electric Corp Thin-film transistor array substrate, method for manufacturing the same, and liquid crystal display device
JP2010210675A (en) * 2009-03-06 2010-09-24 Toshiba Mobile Display Co Ltd Liquid crystal display device
JP2010210811A (en) * 2009-03-09 2010-09-24 Toshiba Mobile Display Co Ltd Liquid crystal display device
JP2012150437A (en) * 2011-01-18 2012-08-09 Boe Technology Group Co Ltd Array substrate for thin film transistor liquid crystal display and method for manufacturing the same
JP2013254219A (en) * 2013-08-08 2013-12-19 Japan Display Inc Liquid crystal display panel
JP2014197238A (en) * 2014-07-22 2014-10-16 株式会社ジャパンディスプレイ Liquid crystal display panel
US10338444B2 (en) 2015-06-19 2019-07-02 Boe Technology Group Co., Ltd. Array substrate with conductive black matrix, manufacturing method thereof and display device
WO2018212084A1 (en) * 2017-05-18 2018-11-22 シャープ株式会社 Display device

Also Published As

Publication number Publication date
JP4946135B2 (en) 2012-06-06

Similar Documents

Publication Publication Date Title
JP4946135B2 (en) Liquid crystal display element
TWI329229B (en) Liquid crystal display apparatus which performs display by using electric field in direction substantially parallel with substrate surfaces to control alignment direction of liquid crystal molecules
US9507230B2 (en) Array substrate, liquid crystal panel and liquid crystal display
US8400588B2 (en) Liquid crystal display
JP4130490B2 (en) Liquid crystal display
JP4094759B2 (en) Liquid crystal display
TWI400537B (en) Vertical-alignment type liquid crystal display device
JP2009223245A (en) Liquid crystal display device
TWI753527B (en) Display device
JP2004177788A (en) Liquid crystal display
US10139684B2 (en) Liquid crystal display and electronic apparatus having electrodes with openings therein
TWI422910B (en) Liquid crystal display panel
US20210356822A1 (en) Liquid crystal display panel
US20220221763A1 (en) Liquid crystal display device
JP4202354B2 (en) Liquid crystal display
JP4082433B2 (en) In-plane switching type liquid crystal display device
JP2013148613A (en) Liquid crystal display device
JP2010002821A (en) Liquid crystal display
JP2008197343A (en) Liquid crystal display device
KR20100064095A (en) Liquid crystal display apparatus
JP2008170987A (en) In-plane switching type liquid crystal display device
JP4441507B2 (en) Liquid crystal display
US20170108750A1 (en) Liquid crystal display device
JP2010156805A (en) Liquid crystal display element
JP2010072110A (en) Liquid crystal display panel

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20071122

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20101109

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20101124

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20101220

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110719

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110914

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20120207

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120220

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150316

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

Ref document number: 4946135

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250