JP2006323602A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2006323602A5 JP2006323602A5 JP2005145764A JP2005145764A JP2006323602A5 JP 2006323602 A5 JP2006323602 A5 JP 2006323602A5 JP 2005145764 A JP2005145764 A JP 2005145764A JP 2005145764 A JP2005145764 A JP 2005145764A JP 2006323602 A5 JP2006323602 A5 JP 2006323602A5
- Authority
- JP
- Japan
- Prior art keywords
- processing means
- processing
- level
- signal line
- power supply
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000003672 processing method Methods 0.000 claims 4
- 238000000034 method Methods 0.000 claims 2
- 230000000875 corresponding Effects 0.000 claims 1
Claims (10)
前記第1の処理手段は、前記第1及び第2の処理手段間を接続する信号線のレベルに基づいて前記第2の処理手段の動作状態を検出し、その動作状態に応じた処理を行うことを特徴とする電子機器装置。 First processing means to be powered by a battery, and has a second processing hand stage,
The first processing means detects an operation state of the second processing means based on a level of a signal line connecting the first and second processing means, and performs processing according to the operation state. An electronic device characterized by that.
前記第1の処理手段は、前記電源供給指示から所定期間内に前記信号線が第1のレベルにならないと、省電力モードへ移行することを特徴とする請求項1記載の電子機器装置。 And a second power supply for supplying power to the second processing means in response to a power supply instruction from the first processing means.
Said first processing means, when the signal wire before Symbol power supply instruction from the predetermined period is not the first level, the electronic equipment device according to claim 1, characterized in that the transition to the power saving mode .
前記第1の処理手段は、前記電源供給指示から所定期間内に前記信号線が第1のレベルになると、前記第2の処理手段が正常に起動したことを認識することを特徴とする請求項1記載の電子機器装置。 Furthermore, prior SL has a second power supply for supplying power to the second processing means in response to a power supply instruction from the first processing means,
It said first processing means, said signal lines prior Symbol power supply instruction from the predetermined period becomes a first level, and recognizes that said second processing means starts successfully The electronic device apparatus according to claim 1 .
前記第2の処理手段は、動作状態に応じて前記ポートから所定の電圧レベルの出力を出力し、
前記第1の処理手段は、前記信号線の電圧レベルを検出することにより前記第2の処理手段の動作状態を検出し、その動作状態に応じた処理をすることを特徴とする請求項1記載の電子機器装置。 Port output before Symbol second processing means connected to said signal line,
The second processing means outputs an output of a predetermined voltage level from the port according to an operating state,
Said first processing means, the operating state of the second processing means is detected by detecting the voltage level of the signal line, according to claim 1, characterized in that the process corresponding to the operation state Electronic device equipment.
前記第1の処理手段が、前記第1及び第2の処理手段間を接続する信号線のレベルに基づいて前記第2の処理手段の動作状態を検出し、その動作状態に応じた処理を行うステップを有することを特徴とする電子機器装置の処理方法。 First processing means to which power is supplied by the battery, and to a processing method of the electronic device having a second processing unit,
The first processing unit detects an operation state of the second processing unit based on a level of a signal line connecting the first and second processing units, and performs a process according to the operation state. A processing method for an electronic device apparatus, comprising: a step.
前記第1の処理手段が、前記電源供給指示から所定期間内に前記第1及び第2の処理手段間を接続する信号線が第1のレベルにならないと、省電力モードへ移行するステップを有することを特徴とする電子機器装置の処理方法。The first processing means includes a step of shifting to a power saving mode if the signal line connecting the first and second processing means does not become the first level within a predetermined period from the power supply instruction. A processing method for an electronic apparatus device, comprising:
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005145764A JP4731995B2 (en) | 2005-05-18 | 2005-05-18 | Electronic device apparatus and processing method thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005145764A JP4731995B2 (en) | 2005-05-18 | 2005-05-18 | Electronic device apparatus and processing method thereof |
Publications (3)
Publication Number | Publication Date |
---|---|
JP2006323602A JP2006323602A (en) | 2006-11-30 |
JP2006323602A5 true JP2006323602A5 (en) | 2008-07-03 |
JP4731995B2 JP4731995B2 (en) | 2011-07-27 |
Family
ID=37543236
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2005145764A Expired - Fee Related JP4731995B2 (en) | 2005-05-18 | 2005-05-18 | Electronic device apparatus and processing method thereof |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP4731995B2 (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102009052947B3 (en) * | 2009-11-12 | 2010-12-16 | Sinitec Vertriebsgesellschaft Mbh | Energy saving circuit for a peripheral device, peripheral device, switching device and working method |
JP5838586B2 (en) * | 2011-05-10 | 2016-01-06 | 株式会社リコー | Image forming apparatus |
JP6213138B2 (en) * | 2013-10-18 | 2017-10-18 | 株式会社デンソー | Data storage controller |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6347812A (en) * | 1986-08-15 | 1988-02-29 | Fujitsu Kiden Ltd | Sleep mode controller |
JPH04151706A (en) * | 1990-10-16 | 1992-05-25 | Fujitsu Ltd | Cpu reset circuit |
JPH11272505A (en) * | 1998-03-20 | 1999-10-08 | Tokai Rika Co Ltd | Computer monitoring device |
JP3800002B2 (en) * | 2000-12-14 | 2006-07-19 | 住友電装株式会社 | CPU power consumption reduction method, electronic apparatus, and recording medium recording power consumption reduction program |
JP4411014B2 (en) * | 2003-05-26 | 2010-02-10 | 日本電気株式会社 | Computer and power supply backup method thereof |
JP2005025309A (en) * | 2003-06-30 | 2005-01-27 | Canon Inc | Information processor |
-
2005
- 2005-05-18 JP JP2005145764A patent/JP4731995B2/en not_active Expired - Fee Related
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2007288532A5 (en) | ||
JP2010511367A5 (en) | ||
JP2006053748A5 (en) | ||
JP2009525515A5 (en) | ||
EP1727034A3 (en) | Printing system for achieving a quick start and power saving | |
EP1840702A3 (en) | Information processing device, power supply control method and storage medium | |
TW200612305A (en) | Electronic device, method for controlling the same, information processing apparatus, and computer program | |
WO2006127888A3 (en) | Data retention device for power-down applications and method | |
JP2007257289A5 (en) | ||
WO2003075140A3 (en) | Product and method for preventing incorrect storage of data | |
JP2006323602A5 (en) | ||
CN101661435A (en) | Data processing apparatus | |
US8782444B2 (en) | Circuit protection system and method for a circuit utilizing chip type power supply | |
JP2010522406A5 (en) | ||
TW456091B (en) | UPS capable of automatically storing data | |
JP2013014082A5 (en) | ||
TWI554887B (en) | System and method for charging an electronic device | |
JP2008090626A5 (en) | ||
TW201435577A (en) | Backup method and computer system thereof | |
JP2007289765A5 (en) | ||
CN102566727A (en) | Starting control device and method | |
TWI458995B (en) | Power failure detection system and method of a server | |
JP6466743B2 (en) | Alarm adjustment method and alarm | |
JP2006277261A5 (en) | ||
JP2005168087A5 (en) |