JP2005346373A - 演算回路、論理回路、読出し専用メモリ、レジスタ、および半導体回路 - Google Patents
演算回路、論理回路、読出し専用メモリ、レジスタ、および半導体回路 Download PDFInfo
- Publication number
- JP2005346373A JP2005346373A JP2004164761A JP2004164761A JP2005346373A JP 2005346373 A JP2005346373 A JP 2005346373A JP 2004164761 A JP2004164761 A JP 2004164761A JP 2004164761 A JP2004164761 A JP 2004164761A JP 2005346373 A JP2005346373 A JP 2005346373A
- Authority
- JP
- Japan
- Prior art keywords
- register
- data
- circuit
- signal
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
- H04L9/002—Countermeasures against attacks on cryptographic mechanisms
- H04L9/003—Countermeasures against attacks on cryptographic mechanisms for power analysis, e.g. differential power analysis [DPA] or simple power analysis [SPA]
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L2209/00—Additional information or applications relating to cryptographic mechanisms or cryptographic arrangements for secret or secure communication H04L9/00
- H04L2209/12—Details relating to cryptographic hardware or logic circuitry
Landscapes
- Engineering & Computer Science (AREA)
- Computer Security & Cryptography (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004164761A JP2005346373A (ja) | 2004-06-02 | 2004-06-02 | 演算回路、論理回路、読出し専用メモリ、レジスタ、および半導体回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004164761A JP2005346373A (ja) | 2004-06-02 | 2004-06-02 | 演算回路、論理回路、読出し専用メモリ、レジスタ、および半導体回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2005346373A true JP2005346373A (ja) | 2005-12-15 |
JP2005346373A5 JP2005346373A5 (pt) | 2007-06-14 |
Family
ID=35498693
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2004164761A Pending JP2005346373A (ja) | 2004-06-02 | 2004-06-02 | 演算回路、論理回路、読出し専用メモリ、レジスタ、および半導体回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2005346373A (pt) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2008056461A1 (fr) * | 2006-11-09 | 2008-05-15 | Panasonic Corporation | Circuit de traitement de calcul cryptographique |
JP2010008883A (ja) * | 2008-06-30 | 2010-01-14 | Toshiba Corp | 暗号用演算装置、暗号用演算方法及びプログラム |
KR102196891B1 (ko) * | 2020-01-31 | 2020-12-30 | 연세대학교 산학협력단 | 강유전체 소자 기반 전가산기 |
-
2004
- 2004-06-02 JP JP2004164761A patent/JP2005346373A/ja active Pending
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2008056461A1 (fr) * | 2006-11-09 | 2008-05-15 | Panasonic Corporation | Circuit de traitement de calcul cryptographique |
JP2010008883A (ja) * | 2008-06-30 | 2010-01-14 | Toshiba Corp | 暗号用演算装置、暗号用演算方法及びプログラム |
KR102196891B1 (ko) * | 2020-01-31 | 2020-12-30 | 연세대학교 산학협력단 | 강유전체 소자 기반 전가산기 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4870932B2 (ja) | 多重精度を支援する拡張型モンゴメリモジュラ掛け算器 | |
US11169778B2 (en) | Converting floating point numbers to reduce the precision | |
JP4374363B2 (ja) | ビットフィールド操作回路 | |
JP4700051B2 (ja) | 暗号装置及び暗号方法 | |
JP4357815B2 (ja) | 暗号演算回路 | |
US7543011B2 (en) | Montgomery modular multiplier and method thereof using carry save addition | |
JPH09274560A (ja) | べき乗剰余演算回路及びべき乗剰余演算システム及びべき乗剰余演算のための演算方法 | |
JPH0542011B2 (pt) | ||
EP3847544B1 (en) | Hardware module for converting numbers | |
JP3615622B2 (ja) | マイクロコンピュータ | |
JP2010044398A (ja) | 多倍長演算装置 | |
EP2037357A2 (en) | Montgomery modular multiplier and method thereof using carry save addition | |
US9166795B2 (en) | Device and method for forming a signature | |
US11922133B2 (en) | Processor and method for processing mask data | |
US3436737A (en) | Shift enable algorithm implementation means | |
US7480691B2 (en) | Arithmetic device for multiple precision arithmetic for Montgomery multiplication residue arithmetic | |
JP2005346373A (ja) | 演算回路、論理回路、読出し専用メモリ、レジスタ、および半導体回路 | |
US7296049B2 (en) | Fast multiplication circuits | |
JP2006508464A (ja) | ルックアップテーブルを備える乗算器 | |
US6114945A (en) | Apparatus and method for programmable fast comparison of a result of a logic operation with an selected result | |
US6903663B2 (en) | Method for converting the binary representation of a number in a signed binary representation | |
CN104346134A (zh) | 用于执行缩小和舍入算术运算的数据处理装置和方法 | |
US5309385A (en) | Vector division processing method and system | |
US20030146860A1 (en) | Exponent encoder circuit and mask circuit | |
JP2006338215A (ja) | ベクトル積和演算回路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20070419 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20070419 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20090324 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20090714 |